Digital-to-Analog Conversion in High Resolution Audio by Løkken, Ivar
  
 
 
Digital-to-Analog Conversion in  
High Resolution Audio 
 
by 
 
Ivar Løkken 
September 2008 
 
 
 
 
Submitted to the Norwegian University of Science and Technology 
in partial fulfilment of the requirements for the degree philosophiae doctor 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
NTNU 
Norwegian University of Science and Technology 
 
Thesis for the degree philosophiae doctor 
Faculty of Information Technology, Mathematics and Electrical Engineering 
Department of Electronics and Telecommunications 
 
© Ivar Løkken 
 
ISBN 978-82-471-1209-0 [printed version] 
ISBN 978-82-471-1210-6 [electronic version] 
ISSN 1503-8181 
 
NTNU Doctoral Theses 2008:257 
 
Printed by NTNU-trykk 
 
  i
Abstract 
 
This thesis describes theoretical and simulation-based work on digital-to-analog conversion 
for high resolution audio. The emphasis of the work has been exploration and clarification of 
issues of contention in previous art. The work has resulted in five scientific papers published 
in international peer-reviewed journals and conference proceedings, and these papers 
constitute the main contribution. The papers are included as appendixes, whereas the 
preceding monograph serves to provide the necessary background for understanding the 
results, and also their relevance in an audio context. It should be noted that although the 
research primarily treats DA conversion, the findings and conclusions are largely transferable 
also to AD conversion since audio ADC performance is often limited by its usually 
compulsory feedback DAC. 
The first paper, published in the Journal of the Audio Engineering Society, explores power 
modulation of the quantization error and the need for dithering in delta-sigma modulators. 
There has been a lot of dispute on this issue; previous publications having both argued that the 
DSM is self-dithering and that it has the same dither requirements as a regular REQ. By 
exploring noise power modulation in the baseband it is shown that even high order DSMs are 
not self-dithering in the true sense, but that the adverse effects of quantization are reduced 
when the loop filter is of high order. If the REQ is multi-bit the noise power modulation can 
be made negligible compared to any practical levels of circuit noise. 
The second paper, published in IEEE Transactions on Circuits and Systems Part II, 
explores a class of DSM called non-overloading or NOL modulators. Designing the DSM to 
be NOL is the only known way to guarantee stability for high order loops, and also the only 
way to guarantee no quantization noise power modulation. The paper proves that NOL design 
criteria are equivalent for OF and EF modulators, repudiating a claim of difference in a 
previous publication, and also their equivalence for rounding and truncating quantizers. 
Although the results are developed for a certain class of modulators, the methods are easily 
generalized to any DSM design. It is found desirable to use a many-bit REQ since a NOL 
DSM with good input swing is then allowed.  
The third paper, presented at the 31st Conference of the Audio Engineering Society, shows a 
useful utilization of the results developed in the second paper. Using a many-bit DSM is 
desirable for several reasons, but will in straightforward implementation require a DEM 
network of excessive complexity. A previously proposed method to circumvent this is to 
segment the DAC and DEM using a dedicated Segmentation-DSM. Previous art has used 
SDSMs with a FIR loop filter to ensure no DAC saturation, restricting the concept to very 
non-optimal designs. This publication utilizes the NOL method to design IIR SDSMs with 
significantly improved performance. 
The fourth paper, submitted to Analog Integrated Circuits and Signal Processing, describes 
the development of simplified estimates for DSM DAC errors. The mathematical treatment of 
high order DSMs is exceedingly difficult, but simplifications and rules of thumb have been 
developed that enable design engineers to make quite straightforward optimization of relevant 
DSM parameters. A major drawback is that these approximations do not account for analog 
error sources in the DAC and may therefore lead to unfortunate design choices. This paper 
explores how common DAC errors depend on the DSM transfer function, and presents 
extensions of known approximation methods to also include the impact the DSM has on DAC 
waveform distortion. Again it is confirmed that using a many-bit DSM is advantageous, and 
also that a conservative DSM design will make the DAC less susceptible to errors. 
 
 
Abstract 
 
ii
The fifth and last paper, presented at the 124th Convention of the Audio Engineering Society, 
utilizes the methods presented in the fourth paper to optimize a DAC with regards to jitter 
noise. Clock jitter is one of the most critical performance bottlenecks in high resolution audio, 
and the paper proposes ways to minimize the DAC’s jitter susceptibility. The simplified 
approximation methods are employed and extended to show that a semidigital FIR DAC gives 
a more benign output waveform than a segmented DEM DAC of comparable complexity, and 
that it will be a preferable solution if jitter dominates the error budget. A simple method is 
also shown to estimate effects of implementation inaccuracies in the analog filter coefficients. 
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Chapter 1  
 
Introduction 
 
 
1.1 Hearing and Audio Quality 
 
When Edison invented the phonograph in the 1870s [1], he probably didn’t envision what a 
major industry the recording, conservation and reproduction of music would become. 
Advances in technology have steadily increased the performance as well as availability of 
reproduced sound, and a listener can now fit an entire music library in transparent quality into 
his pocket. 
In development of audio technology, the qualitative context is represented by understanding 
and knowledge of the human auditory system and its properties. Fletcher and Munson did 
important early work in quantifying the bandwidth and sensitivity of the human hearing [2], 
which resulted in the equal loudness contour and the phon denomination of perceived 
loudness. The Fletcher-Munson curves were later revised as the Robinson-Dadson curves [3], 
which became the basis of the ISO226 equal loudness standard. 
Figure 1 shows the equal loudness curves according to ISO226. The 0-phon curve is known 
as the threshold of audibility and the 120-phon curve as the threshold of pain. The span 
between these two thresholds is generally acknowledged as the usable dynamic range of the 
human auditory system. It thus represents a measure for the desirable dynamic range in audio 
equipment. The y-axis is the absolute SPL in dB relative to a reference of 20µPa RMS. 
 
 
 
Figure 1: Equal loudness contours (ISO226) 
 
In the frequency range of approximately 2kHz to 5kHz, called the midrange, the dynamic 
range exceeds 120dB.  It is well maintained into the lower (bass) and higher (treble) 
frequency regions, but below 100 Hz and above 10 kHz it reduces significantly. The 
bandwidth of the hearing will vary from person to person, but the normal convention is to 
assume 20Hz to 20kHz for young, healthy people. Studies exist though suggesting that the 
way we perceive the timbre of a sound is affected by significantly higher frequencies than this 
[4]-[5]. Many musical instruments also have larger bandwidth than 20kHz [6]. 
         Chapter 1 – Introduction 
 
2 
Because of the large variation with frequency in our hearing sensitivity, uniform frequency 
weighting can give misleading figures when measuring audio quality. A widely accepted 
frequency weighting norm for sound measurement is the so-called A-weighting function 
(IEC/CD1672), which approximates the inverse of the 40-phon curve using six poles and four 
differentiating zeros. The frequency response of the standardized A-weighting function is 
shown in fig.2. 
 
 
Figure 2: A-weighting function (IEC/CD 1672) 
 
A-weighting is frequently used in specification and measurement of audio equipment 
including audio data converters. For instance noise is often A-weighted when measuring 
SNR. A predominantly white noise spectrum is reduced in power by around 3dB in the range 
20Hz to 20kHz from A-weighting, meaning A-weighted SNR values are approximately 3dB 
better than unweighted ones, given white or predominantly white noise and this bandwidth. 
Based on the known characteristics of the human auditory system, the ARA commission in 
1995 suggested that a high resolution audio carrier capable of full transparency should have at 
least 120dB dynamic range and 26kHz usable bandwidth [7]. It should be noted though that 
terms like “transparency” and “audio quality” are subject to an ongoing dispute between two 
lairs – the so-called “objectivist” and “subjectivist” factions – within the hi-fi community [8]. 
The “subjectivists” are generally sceptical to the authority of empirical data, and will often 
use arguments of solipsist and/or panpsychist nature to contend the truisms of established 
science. As a scientific document this thesis is founded in the “objectivist” point of view 
without any further discussion thereof. 
 
1.2 A Brief Historical Review of Digital Audio 
 
When audio entered the digital world where storage and processing capabilities increase 
exponentially with time as predicted by Moore [9], it rapidly became feasible to process 
digital audio carriers exceeding the transparency requirements defined by ARA. Practical 
considerations and standardization efforts have however led to a more erratic increase in de 
facto performance than the feasibility limits governed by Moore’s Law. 
Digital audio was brought to the consumer with the introduction of the Compact Disc audio 
playback system in the early 1980s [10]. Marketed under the pretentious slogan “Perfect 
Sound Forever”, the CD-format offered 20kHz bandwidth and 96dB dynamic range in stereo. 
The first commercial CD-players; Sony CDP101 (Japan) and Philips CD100 (Europe), 
featured around 90dB dynamic range. 
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A complete digital audio chain will look approximately like fig.3. An instrument emits 
sound to an acoustoelectric transducer or microphone and the resulting electric signal is 
amplified and filtered by an AFE. It is then converted to digital data with an ADC, before the 
data is stored on a CD or other digital audio medium. During playback the medium is read 
and output data is transformed back to an analog signal with a DAC, amplified and filtered by 
an ABE and converted to sound through an electroacoustic transducer or loudspeaker. Ideally 
this entire process should be audibly transparent. 
 
 
Figure 3: Digital audio recording and playback chain 
 
It is well known that the electroacoustic transducers introduce more distortion than the other 
elements in the chain. Nevertheless the development process usually aspires to achieve local 
transparency, so that the component in question can be disregarded as an error source when 
evaluating the system. The CD-format’s transparency is questionable both in terms of 
dynamic range and bandwidth, and its limitation to two channels makes spatial transparency 
unobtainable [11]. Still the CD-system has proved to be very resilient. Part of the reason for 
this must be attributed to the fact that it took many years before converter technology reached 
a level where ADC and DAC performance approached the fundamental limits of the format. 
Entering the 1990s, the effective resolution of ADCs and DACs began to reach a plateau 
where the CD-format itself limited the performance of the ADDA process [12]. This led to an 
emerging demand of and research activity into higher resolution carriers, including the 
mentioned ARA study. By the turn of the century, two competing bids for the next generation 
audio carrier were launched: Philips and Sony – the companies behind the CD success – 
fronted the SACD [13] as its heir, whereas the working group behind the then already highly 
successful DVD video standard promoted the audio-specific DVD-A [14]. 
SACD is based on DSD; a radical 1-bit noise-shaped storage format theoretically facilitating 
the abolition of non-linear ADC and DAC units. It features 120dB dynamic range and 
100kHz bandwidth in up to six channels. The DVD-A format uses more conventional 24-bit 
LPCM storage and offers a theoretical dynamic range of 144dB. The bandwidth can be up to 
96kHz in two channels or 48kHz in five channels. Double-blind listening tests have failed to 
prove any audible differences between the two formats [15] and both have fundamental 
performance limits well beyond what is achievable with current converter technology. Still, 
despite their high promises and impressive technological potential, the DVD-A and SACD 
formats have both failed to gain mass-market appeal [16]. This coincides with severe 
problems for the music business as a whole; as the internet media revolution threatens to put 
both hi-res audio and the conventional recording industry out of contention [17]. 
From an engineering point of view, internet music shifted the prime focus of digital audio 
research. Since internet lines offer limited bandwidth the emphasis has been moved to 
compression and optimization of quality versus data-rate trade-offs, using sophisticated 
quantization and coding methods based on perceptual modelling of the auditory system [18]. 
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Perceptual coding algorithms vary in complexity, but all are fundamentally based on the ear’s 
masking property; that loud sounds overwhelm weaker sounds and render them inaudible.  
The hearing has both temporal, spatial and frequency based masking properties that have led 
to some quite sophisticated models and compression formats. This is only tangentially 
relevant to data converter design and the only masking property touched upon in this thesis is 
simultaneous or frequency masking: The hearing threshold depends greatly on the distance in 
frequency to a strong signal component or “masker”, which is illustrated in fig.4. 
Consequently the spectral properties affect the severity of many distortion mechanisms. 
Distortion audibility will depend on the distance to maskers as well as the harmonic 
coherence of the distortion spectrum [19]. 
Modern computer based compressed audio formats are generally scalable, and with rapid 
increase in network and storage capacity high bandwidth transfer is gaining in popularity. 
Combined with advances in the sophistication of perceptual compression routines, the 
dynamic range and bandwidth limitations are catching up to SACD and DVD-A levels. This 
means that converter technology is again becoming the limiting factor of the ADDA process. 
 
 
Figure 4: Conceptualization of simultaneous masking 
 
 As part of the digital audio history, growing concerns among both consumers and 
mastering engineers about the so-called “loudness war” [20] should also be mentioned. The 
omnipresence of reproduced music has led to a move from record labels to increase the 
nominal volume in recordings. The intention of doing so is to make a record stand out in the 
plethora of airwave broadcasts and marketing, since people will notice a sound quicker if it is 
loud. This means that the high dynamic range of modern digital formats is often not utilized. 
Unfortunate as it may be this is however not related to the capabilities of converter or digital 
format technology per se, and is thus only mentioned in the introduction for its contextual and 
historical relevance. 
 
1.3 Organization of This Thesis 
 
In the introduction, the motivation for the work has been epitomized, based on a brief 
review of some fundamental psychoacoustic limitations and a historical retrospect of digital 
audio. The next chapter will bridge this with fundamental data converter theory. It reviews the 
processes of sampling and quantization, as well as DA conversion and what waveform errors 
will typically be introduced by a DAC circuit. This chapter will also establish the case for 
using oversampled conversion and delta-sigma modulation in audio.  
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Following this, the third chapter moves on to explore the DSM and its properties. The 
history of delta-sigma modulation as well as principles and complications surrounding its 
implementation are reviewed. The concepts of stability and loop filter design are introduced, 
and the chapter also takes a brief look at some more recent structures and why they are used. 
The reader should through this gain a pragmatic understanding of delta-sigma. 
The fourth chapter deals with static DAC errors and how these will limit the performance of 
the DA conversion process. It introduces DEM and the notation used in the fourth paper to 
argue for a simple estimation method to predict errors in generic DEM DACs.  In addition to 
traditional rotation based DEM, it also explains the reasoning behind some alternative 
structures that have been introduced in more recent times.  
The fifth chapter deals with dynamic DAC errors and how these will limit the performance 
of the DA conversion process. Since dynamic errors are waveform dependent, it means they 
will be strongly affected by the output sample sequence from the delta-sigma modulator. This 
sequence is generally impossible to predict analytically, but the chapter shows how its 
spectral properties can be used to create dynamic error estimates. This chapter has significant 
overlap with the contents of paper four, but was included in the monograph to make it appear 
more complete and coherent. 
The monograph is primarily intended to provide an overview with a unified notation of the 
subjects touched upon in this Ph.D. project work. Having read it, the reader should be 
provided with the foundation necessary for a general understanding of the papers, their 
relevance and what their contributions constitute. The papers are themselves the main 
contribution; their contents having been briefly reviewed in the abstract. They are to be found 
in appendixes two to seven, whereas the first appendix reviews the DFT and discrete time 
spectral analysis of finite length signals. Such analysis is used in most converter performance 
evaluations, both in this work and generally, and it is therefore important to understand the 
properties of the DFT and the limitations and pitfalls in finite length spectral analysis. 
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Chapter 2  
 
Fundamental Theory 
 
 
In this chapter basic data converter theory is reviewed; it is described how data conversion 
works and what fundamental limitations and practical errors are inherent in ADC and DAC 
processing. They must be assessed in the context of sound perception as reviewed in the first 
chapter, forming the cognitive basis for understanding the thesis and its contents. 
 
2.1 Sampling and Reconstruction 
 
The fundament for digital signal processing was to a large extent made with the 
breakthrough discovery of the sampling theorem. It was implied as early as 1928, through the 
derivation by Harry Nyquist [21] that a system of bandwidth B could transmit independent 
pulse samples at a rate 2B. Nyquist’s work focused on transmission capacity and did not 
consider sampling and reconstruction of continuous-time signals as such. The now obvious 
duality of Nyquist’s discovery – the theory of how any continuous-time signal can be sampled 
with no loss of information given a sampling frequency of at least twice its bandwidth – was 
first formulated by Soviet information theory pioneer Vladimir Kotelnikov in 19331 [22] and 
made known to the larger international scientific community through Claude Shannon’s 
legendary 1948 publication “A Theory of Communication” [23]. Shannon formulated the 
theorem in “A Theory of Communication”, and gave its proof and coined the term “sampling 
theorem” in his 1949 follow-up paper “Communication in the Presence of Noise” [24]. These 
two papers are generally acknowledged to be in large part the origin of modern information 
theory and digital signal processing, and Shannon is renowned as “the father of information 
theory”. The sampling theorem is also often called Shannon’s sampling theorem and 
sometimes – incorrectly – Nyquist’s sampling theorem. The bandwidth limit at half the 
sampling frequency for any sampled signal is known – rightfully – as the Nyquist frequency. 
 
2.1.1 Sampling 
 
In order to enable a digital representation of a signal, samples must be taken for which to 
assign data values. The signal is measured at a fixed interval Ts hereafter called the sampling 
period. The inverse of the sampling period is known as the sampling frequency or fs=1/Ts.  
 
 
Figure 5: Sampling of a continuous-time signal 
                                                 
1 Whittaker arguably gave the theorem first, implicitly [25]. History enthusiasts may enjoy the IEEE anniversary review [26].  
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Sampling is illustrated with a simple sinewave in fig.5. From the figure it is seen that in 
mathematical terms sampling is the multiplication of the input signal with a string of Dirac 
pulses at all integer multiples of the sampling period Ts. The mathematical description of this 
operation is given by: 
 
( )[ ] ( ) s s
n
x n x t T t nTδ∞
=−∞
= ⋅ ⋅ −∑ .     (1) 
 
With the Fourier transform F – its definition and use assumed familiar to the reader – an 
expression for the sampled signal frequency spectrum F{x[n]} can be found as a function of 
the continuous signal frequency spectrum F{x(t)}: 
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It is seen from this result that sampling gives a spectrum repeating around multiples of fs as 
illustrated in fig.6. From both the equation and the figure it is now understood how having the 
sampled signal x bandlimited to below fs/2 – the Nyquist frequency – is a requirement for 
preservation of its spectral integrity. If the repeated spectra – known as aliases – are removed 
during DA conversion, the ideal ADDA process leads to an output identical to its input. 
 
 
Figure 6: a) Continuous spectrum b) Sampled spectrum c) Alias distortion 
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If the signal bandwidth on the other hand exceeds the Nyquist frequency, or analogously 
that fs violates the sampling theorem, the aliases will overlap as illustrated in fig.6c). Spectral 
integrity is then lost in the overlap region. In fact any energy content residing above the 
Nyquist frequency at the point of sampling will create an alias below it. It is known as alias 
distortion or just aliasing. From this it is given that unless the input to an ADC is limited 
strictly below the Nyquist frequency, alias distortion will compromise its performance. It is 
thus necessary to ensure that as little energy content as possible violating the sampling 
theorem enters the ADC. This is done by using an antialias filter before sampling to suppress 
any energy that may exist above fs/2. The necessary damping of this filter is determined by the 
expected amount of out-of-band energy and the required level of signal integrity preservation 
in the baseband. 
An intuitive way to understand why sampling produces a repetitive spectrum is to look at 
fig.5 and acknowledge that other high frequency sinewaves can be defined by the exact same 
sequence of samples. Thus the sample sequence contains information of many waveforms. 
Figure 7 shows two sinewaves giving exactly the same sample sequence. If the high 
frequency sinewave was the one sampled to generate this sequence, obviously in violation of 
the sampling theorem, reconstruction would form its low frequency alias from the samples. 
 
 
Figure 7: Sampled waveform of fig.5 and an alias 
 
Schematically the sampling process can be seen as an AAF followed by a sampling network 
or an ADC. The desired input signal, filtered to conform to the sampling theorem and entering 
the sampler, is in this thesis denoted as x(t). 
 
 
Figure 8: Conceptual ADC and AAF 
 
Since the sampled spectrum is repetitive around fs, and since processing the sampled signal 
does not necessarily imply any a priori knowledge of the sampling frequency, the sampled 
waveform is more conveniently expressed through its angular frequency ω defined as: 
 
2def
s
f
f
πω = .        (3) 
 
Then it is given from the derivation of the sampling theorem that the frequency spectrum of 
the discrete sequence can be rewritten as: 
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[ ]( ) ns
n
X x n e ωω ∞ −
=−∞
= ⋅∑ i .      (4) 
 
This result is the normal definition of the DTFT. It is also valid for finite length sequences 
as the (finite) DFT. The simulated spectra presented in this thesis and associated papers are of 
course of finite length and found by DFT calculation on finite sequences. The DFT may if not 
used carefully have incongruities due to the Gibbs phenomenon, which can be alleviated with 
windowing or coherent sampling as reviewed in Appendix 1. A generalization of the DTFT is 
given by the z-transform: 
 
[ ]( )    , n ns
n
X z x n z z r e ω
∞ − −
=−∞
= ⋅ = ⋅∑ i .     (5) 
 
It is seen that the DTFT is identical to the z-transform for r=1, or evaluation along the unit 
circle in the complex plane. Although introduced for completeness, it is assumed that the 
reader has prior knowledge of the fundamental properties for the z-transform and related 
terms such as unit circle, poles, zeros and ROC. 
 
2.1.2 Reconstruction 
 
In the DAC process, the sample sequence must be transformed back to an analog continuous 
time waveform. Ideal reconstruction, i.e. xout(t)≡xin(t), would imply removing all spectral 
content above the Nyquist frequency and retain all spectral content below it. This requires an 
infinitely steep reconstruction filter which is not feasible to implement. Rather, a real-life 
RCF is specified from how much high frequency alias energy is tolerable at the output. The 
RCF is typically placed outside the DAC chip as shown in fig.9. The DAC converts sample 
data into a continuous time waveform which is then low-pass filtered to approximate the 
original input. The DAC output has been given its own denotation y(t). Since this thesis deals 
primarily with issues in DAC design, the nature of y(t) is of essential interest and will be paid 
special attention in the theory introduction. 
 
 
Figure 9: Conceptual DAC and RCF 
 
The typical way of constructing y(t) is to connect the output to a current or voltage 
proportional to the sample value and hold it over the duration of the sample period. In other 
words the output is defined as: 
 
( ) [ ] ( )   , 1s sy t x n nT t n T= ≤ < + .     (6) 
 
This ensures that the output is in principle linearly proportional to the input signal x. The 
hold reconstructed waveform can also be described as the time convolution of the sample 
sequence and a rectangular window: 
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The resulting output from the DAC described in (7) is shown in fig.10 for a sinusoidal 
sample sequence. This is the well-known “stair-case” output waveform.  
 
 
Figure 10: Output waveform from PCM DAC 
 
The frequency spectrum of this output waveform is found by taking the Fourier transform of 
the time domain expression (7). Since it is known that convolution in the time domain equals 
multiplication in the frequency domain this is relatively simple: 
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According to usual signal processing notation, the normalized sinc-function is defined as: 
 
( ) sin( )sinc def xx
x
π
π=  .       (9) 
 
Hold reconstruction in other words performs first order sinc-filtering of the sampled 
spectrum. This means that the aliases are suppressed somewhat, but also that there is some 
inband attenuation below the Nyquist frequency. This is typically compensated for at the 
digital side of the DAC. 
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Figure 11: Hold reconstruction filtering effect 
 
Current steering and DCT switch-cap DAC circuits, used in most audio DAC 
implementations, will both provide this type of waveform. The aliases are suppressed further, 
or analogously the “stair-case” is smoothed, through the external RCF. There also exist other 
types of reconstruction, some of which will be touched upon later.  
 
2.2 Quantization 
 
Digitization of a signal is a two-step process. After the signal is sampled, the samples must 
be given a data representation. The process of mapping samples to a finite set of data values is 
known as quantization. The most common method is scalar quantization, where each sample 
x[n] is mapped to one in a range of values Q(x)∈ℓ; ℓ being a scalar set that is typically integer. 
Another possibility is to map an input vector x=[x[1],…,x[N]] to one in a set of output vectors 
Q(x)∈ℜN, where ℜN is an N-dimensional vector space; called N-dimensional vector 
quantization. This thesis deals only with uniform scalar quantization which is used in 
practically all data converter applications.  
A scalar quantizer defined by ℓ being the integer set {-2B-1-1...-1,0,1...2B-1-1}, can be 
realized with a B bit binary output. It is hence called a B-bit quantizer. Mapping the input to 
the nearest integer in ℓ can be done by rounding: 
 
( )
( )
1
2 Q x
xQ x
∈
⎢ ⎥= +⎢ ⎥Δ⎣ ⎦ l
 .      (10) 
 
This is a symmetric or mid-thread quantizer which has M=2B-1 levels when it is B-bit. A B-
bit quantizer can also have M=2B integer levels if it is made asymmetric. The denotation Δ is 
used for the input-referred quantizer step-size. It is shown graphically in fig.12 together with 
the quantization error e, which is the deviation of Q(x) from x. It is seen that the error is 
constrained to |e|≤1/2 – or input-referred to |e|≤Δ/2 – as long as the output is within a range of 
2B. The corresponding input range |R|≤(2B-1-1/2) ·Δ is the input non-overload range. 
Using Nyquist sampling and uniform scalar quantization to digitize signals is known as 
Linear Pulse Code Modulation and the resulting data as LPCM or just PCM samples [27]. 
This is the original and most direct/intuitive approach to signal digitization, but as will shortly 
become clear other modulation schemes can be used. 
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Figure 12: Uniform scalar mid-thread quantizer 
 
The quantization error is a not a continuous function of the input signal, but has 
discontinuities making it difficult to analyze. In his classic paper Bennett showed that under 
certain conditions the quantization error can be approximated as an additive noise source, 
uniformly distributed in the range ±Δ/2 [28]. The conditions he stipulated were that the 
quantizer had a large input range large compared to Δ and that the input signal was active 
over significant parts of this range without overloading it. He proved the approximation to be 
asymptotically correct for a Gaussian input distribution as Δ→0, and showed through 
simulations it was a valid approximation for sampled and quantized sinusoids spanning over 
an amplitude range of many Δ. Denoting the error PDF as fe(e) it can be written as: 
 
1     , -  
( ) 2 2
0      , otherwise   
e
e
f e
Δ Δ⎧ < ≤⎪= Δ⎨⎪⎩
.      (11) 
 
From (11) the first two statistical moments of the error – i.e. the input-referred mean and 
variance – are given by: 
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If the quantizer is B-bit its total input non-overload range is 2B·Δ. The highest level input 
sinewave that doesn’t overload it is hence x[n]=2B-1·Δ·sin(ωn), and its power σx2=22B·Δ2/8. 
The peak SQNR for sinusoid input is consequently: 
 
2 2
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This is the well known “6dB per bit rule” also used to calculate ENOB. Bennett in the same 
paper also showed that if the input signal had a smooth power spectrum, the error samples 
would be approximately orthogonal. Then the error autocorrelation function is given by2: 
 
[ ] [ ]( ) 2    , 0       ( )
0       , otherwise
def
e
ee
k
r k E e n e n k
σ⎧ == ⋅ − ≈ ⎨⎩   .   (14) 
 
Using the Wiener-Khinchin theorem the error power spectral density is found to be: 
 
( ) { } 21 ( )
2 2
e
e eeS r k
σω π π= ⋅ =F  .     (15) 
 
Widrow [29] extended the work of Bennett by applying sampling theory to the quantizer to 
find a statistical model for an arbitrary input PDF. This enabled Widrow to find the criteria 
for conditional input independence in any statistical moment of the quantization error. While 
the input PDF is a continuous function, the output has discrete probabilities in the value set ℓ, 
or input-referred in multiples of Δ. This means that the output PDF is an area sampled version 
of the input PDF with “sampling frequency” φq=1/Δ. The probability for the output to take 
any discrete level is given by the cumulative input PDF within ±Δ/2 of this level. 
 
 
Figure 13: Quantizer input PDF (a) and output PDF (b) 
 
For simplicity of notation, the quantizer output Q(x) is denoted q in the figure and in the text 
from here on. The discrete PDF of the quantizer output becomes: 
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The definition of the rectangular window is the same as before. Similar to the derivation the 
sampling theorem, Widrow took the Fourier transform of the discrete output PDF to find: 
                                                 
2 This is the discrete time definition of the autocorrelation function. Bennett used continuous time analysis to 
show the error had approximately zero autocorrelation in two arbitrary time instants t and t+τ, thus the error PSD 
of a sampled and quantized process would be white. 
Chapter 2 – Fundamental Theory 
 
15
( ) ( ){ }
( )           sinc  .
def
q q
x
n
u f q
nu u n
∞
=−∞
Ψ =
⎛ ⎞= Ψ − ⋅ Δ −⎜ ⎟Δ⎝ ⎠∑
F
    (17) 
 
The Fourier transform of a PDF is known by definition as the characteristic function. The 
CF is periodic and sinc-weighted similar to the spectrum of a signal sampled and 
reconstructed with hold reconstruction. To avoid PDF “aliasing”, the input CF must be zero 
above 1/(2Δ). If so the input PDF is merely convoluted with a rectangular window of width Δ, 
equalling the Bennett approximation of an additive error with rectangular PDF. A large 
Gaussian PDF converges towards such a CF, confirming Bennett’s conditions.  
Widrow however went further and found a requirement for conditional independence in any 
statistical error moment. Any moment can by found by differentiating the CF at the origin: 
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If the requirement for no PDF aliasing is fulfilled, the mth output moment equals the mth 
input moment plus a constant. But there is also a weaker condition: The assumption that: 
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leads to the following simplification of (18): 
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It follows from (20) that the error is conditionally independent and additive in its statistical 
moment m if (19) is fulfilled for the mth derivative. Of course this cannot be ensured with the 
lack of any a priori knowledge of the input statistics, but as will be seen shortly one can force 
this condition to hold in any given statistical moment by applying dither. 
The reader should be aware that since both Bennett’s and Widrow’s methods are statistical 
methods, validity is limited to cases of static input PDF and they are not telling of the 
dynamic behaviour of the quantization noise. Many studies have been made on the dynamic 
characteristics of quantization noise that would make for a very extensive review. Interested 
readers are recommended to take a look at Gray’s comprehensive survey paper [30] and its 
references for an overview. 
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2.3 Oversampling 
 
Oversampling is a technique that has become invaluable in high resolution, low bandwidth 
converters. DAC oversampling is helpful in making the RCF design easier and it also gives a 
processing gain allowing re-quantization to fewer bits. One of the earliest papers on 
oversampled DA conversion was published in 1974 [31], and a patent was filed in 1981 [32]. 
Oversampling DACs have been used in most digital audio units all the way back to the Philips 
CD100 which had an OSR of 4. 
Looking first at the ADC; sampling with a rate far higher than twice the signal bandwidth 
can be of benefit for several reasons. First and foremost one can use a much simpler AAF. 
Since the sampled spectrum is periodic in fs, the transition band of the AAF can range from fb 
to fs-fb, where fb is the signal bandwidth limit. An increase in fs in other words relaxes the 
requirements for the AAF by making the transition band wider, and designing a high 
performance AFE becomes much easier. Using the Bennett approximation for quantization 
noise, it is also found that the total in-band noise power – being the quantization error PSD in 
(15) integrated over the input Nyquist range – decreases proportionally to the OSR. If the 
sampling rate is increased so that fs=fs_in·L, the in-band quantization noise power is: 
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The signal-band SQNR as a function of the number of bits is consequently given by: 
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It follows from (22) that for each doubling of L one can reduce B by half a bit and get the 
same SQNR. If L=256 four bits are saved, making ADC design simpler. 
In a DAC the advantages of oversampling isn’t as intuitively appreciated, but the same 
fundamental mechanisms apply. The space between aliases can be extended by first 
increasing the sample rate or zero-pad the signal and then low-pass filter it. This is the same 
as interpolation and it is shown in the time-domain as well as the frequency domain in fig.14. 
When the aliases are moved apart like this, the requirements for the analog RCF are greatly 
relaxed. In essence it means that the burden of filtering unwanted energy is moved from the 
analog to the digital domain. Digital filter implementations are much more flexible, much 
cheaper and have much higher performance than their analog counterparts.  
Design of oversampling filters is a large field within DSP and is not reviewed in detail in 
this thesis. Unlike general purpose digital filters, oversampling filters are typically FIR filters 
since they can then be implemented very efficiently in a polyphase filter structure [33]. In 
audio applications the oversampling filter will typically be realized as several cascaded stages 
of halfband filters [34] or as IFIR filters [35], using a multiplier-accumulator realization [36]. 
For more insight in the design of oversampling filters the reader is recommended to read a 
textbook covering the subject, e.g. Mitra’s “Digital Signal Processing” [37] chapter 13. 
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Figure 14: DAC oversampling in the time and frequency domains 
 
With DAC oversampling the same processing gain as for the ADC will also apply to any 
post-oversampling quantization operation. This means it is possible to use a REQ to reduce 
the number of bits while maintaining a high effective resolution. This is shown in fig.15. 
 
 
Figure 15: Oversampling DA-converter with REQ 
 
Any noise or distortion inherent in x[n] is to be regarded as part of the input signal for all 
succeeding processing blocks, meaning it is not reduced when oversampling. But by using 
oversampling, errors introduced after the sampling rate is increased may be spread over a 
larger frequency range. This is significant especially for the quantization error, which has in-
band noise power as given in (21). For instance a REQ can have a 12-bit arithmetic output, 
but with an OSR of 256 have 16 bits effective resolution. The DAC then needs to resolve 212 
levels instead of 216, meaning its implementation will be much simpler. It must however be 
stressed that any in-band error introduced by the DAC must still be at a 16-bit level. It is only 
its number of elements that are reduced; the requirements for DAC in-band noise density, 
DAC linearity and so forth still remain the same. 
 
2.4 Dithering 
 
As mentioned in the section on quantization, it is possible to exploit the weaker condition of 
CF derivatives being zero in multiples of the quantization “frequency” to obtain conditional 
input independence in any error moment of choice. This is done by adding dither; a small, 
independent noise-source that applied to the input of the quantizer as shown in fig.16. 
In the figure an additional signal v is added prior to the quantizer. Here the quantizer is a 
REQ used in re-quantizing DACs, meaning that the input and dither signals are generated 
digitally. If the input is assumed to have so high resolution compared to Δ that it can be 
approximated as continuous amplitude, a DAC with digital input and dither can be regarded 
as equivalent to an ADC with analog input and dither. 
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Figure 16: Dithered quantization 
 
The first use of applied noise in quantization was seen in a 1962 publication on low-
resolution image digitization [38], while the term dither was established two years later [39]. 
Its etymology comes from the word “didder” which means to shiver or shake with cold. The 
term was coined because the noise was seen to “shake up” perceptually annoying quantization 
error patterns. In the past, especially with regards to digital audio, there has been some 
dissension on the nature of dither and requirements for dithering. Results published from the 
research of Lipshitz, Vanderkooy and Wannamaker [40]-[42] have been very central to the 
development of an understanding of dither in the audio community. Their work is based on 
Widrow’s statistical model of quantization. 
Looking at fig.16, the quantizer input is now w=x+v. The dither signal is assumed 
statistically independent of the input so the PDF fw is simply a convolution of fv and fx. Eq.(16) 
rewritten for the dithered case then becomes: 
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Consequently the rewritten CF becomes: 
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Going back to (19), we need the mth derivative of Ψq to be zero at all integer multiples of the 
quantization “frequency” for the error is to be input independent in its mth statistical moment. 
What is now noteworthy is that if either of the products in (24) is zero, the whole expression 
becomes zero. This means that if the dither sequence is made to conform, it does not matter 
how the input signal behaves. Then the mth output moment will regardless be given as: 
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Thus, with dither no a priori knowledge about the statistics of the input signal is necessary. 
All that has to be done to ensure conditional error independence, is to apply a dither signal 
where its given CF derivative is zero in all integer multiples of 1/Δ. As it turns out the sum of 
N independent random sources with uniform distribution in ±Δ/2 has a total CF of: 
 
( ) ( )=sincNv u uΨ Δ  .       (26) 
 
For this function all derivatives from 0 to N are zero in u=k/Δ for all k. The dither mean is 
zero and its variance is NΔ2/12. Using a single random source (N=1) is called RPDF 
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(rectangular PDF) or 1PDF dithering. Adding two independent sources (N=2) makes fv 
triangular in ±Δ and it is therefore referred to as TPDF (triangular PDF) or 2PDF dithering. A 
total of N added sources – NPDF dither – will render the first N quantization error moments 
input independent. Studies suggest that only the first two moments – the mean and the 
variance – make the error audibly different (from white noise) if they are input dependent 
[43]. Even very coarse quantization gives no detectability of dependence in the skew, kurtosis 
or higher error moments. Since additional noise power from the dithering increases with N, 
TPDF is therefore regarded as optimal dithering in audio. 
 
 
Figure 17: First two error moments as function of input level 
 
Figure 17 shows through simulations how dither renders error moments conditionally input-
independent. With RPDF dither the error mean is zero implying no distortion of the input 
signal. With TPDF dither both the error expectance value and the error power is constant over 
the input range. The average error power is increased from Δ2/12 to Δ2/4 which needs to be 
included in SQNR estimation (13). With TPDF dither we in other words have 
SQNRmax=6.02B-3.01 dB, and it is no longer just an approximation. 
 
2.5 Delta-Sigma Modulation 
 
Oversampling gives a nominal processing gain which enables a reduction of the number of 
bits while maintaining high dynamic range. Its effect in this regard is however limited; since 
the processing gain as mentioned is one half bit per doubling of the sampling rate. A 
substantial reduction of the number of bits – which is very desirable for complexity reasons – 
will require an unfeasibly high OSR. 
This led to research on modulation alternatives for improvement of the processing gain. The 
DSM, being an extension of the delta-modulator or differential PCM encoder, was first 
published by Inose and Yasuda in 1962 [44]. The possibility to use it to improve processing 
gain in oversampled data conversion was first treated in a 1969 paper by Goodman [45], 
although a less known patent preceding this work exists that describes in essence the same 
basic principle [46].  
 
 
The reader should be aware that both delta-sigma and sigma-delta are commonly used terms 
for the same process [47]. The causal order of the process suggests delta-sigma whereas the 
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modulator’s functional hierarchy suggests sigma-delta. This thesis uses the original and 
arguably most used term; delta-sigma modulation. 
 
Figure 18: Basic delta-sigma modulator 
 
The basic functionality of a DSM is depicted in fig.18. It uses filtered negative feedback 
compensation, causing the quantization error to be spectrally shaped. The loop filter H(z) 
determines the spectral properties of the DSM. Using Bennett’s additive noise approximation, 
the input-output relation of the modulator can be described by the linear sum: 
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The closed loop transfer functions of the signal x and quantization error eq have been 
denoted Signal Transfer Function and Noise Transfer Function respectively. It is seen that if 
H(z) is large, NTF(z) approaches zero and STF(z) approaches unity meaning the signal is 
preserved while the quantization noise is suppressed. To achieve lowpass modulation the loop 
filter must be an integrator type function with high gain for low frequencies. Bandpass 
modulation can be realized by replacing the integrators with resonators having high gain at 
the frequency band of interest. The output PSD as a result of (27) is: 
 
( ) ( ) ( ) ( ) ( )2 2q x eS S STF S NTFω ω ω ω ω= ⋅ + ⋅  .   (28) 
 
Remembering the SQNR derivation (12)-(13) it is seen how an appropriate NTF can 
improve the processing gain since – assuming |STF(ω)|2≈1 – the maximum SQNR will be: 
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An illustration is shown in fig.19, where the shaded area indicates the quantization noise 
falling in-band. For obvious reasons DSM is also referred to as noise-shaping.  
 
 
Figure 19: Illustration of DSM noise shaping 
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A self-evident condition for realizability is that the DSM has no delay-free loops. Thus it 
isn’t possible to substitute H(z) with a huge gain and expect noise to “disappear”. The 
realizability condition can be formalized as ntf[0]=1 in the time domain or equivalently 
NTF(∞)=1 in the z-domain. Maximum error suppression at ω=0 obviously suggests all NTF 
zeros should be located at DC or z=ei0. Both these conditions are fulfilled for any order N if 
NTF(z)=(z-1)N. Often called a basic Nth order DSM or simply a modN in the literature, fig.20 
shows processing gain in bits (according to the 6dB per bit rule) vs. OSR for N=0 (only 
oversampling) to N=5. It is seen that if the order is high, the processing gain is very large. 
Using high order DSM with 1-bit REQ quickly became very popular in audio since a 1-bit 
DAC is guaranteed to have static linearity. The first audio converters were PCM converters 
[48], but high order 1-bit DSM quickly took over and soon reached a performance level where 
it in many ways outperformed the fundamental limitations of the 16-bit CD-system [49]. 
However while the basic functionality of a DSM is very simple, the fact that it is a non-linear 
feedback system creates issues not apparent when using Bennett’s linear model. For instance 
a modN will be unstable for large input if N is higher than two and the REQ is few bits. 
Because of this the loop filter must be damped, causing a reduction in processing gain. The 
output of the DSM furthermore affects the DAC performance and its sensitivity to circuit 
errors. The modulator itself is also susceptible to limit cycles and noise power modulation.  
 
 
Figure 20: Processing gain of modN DSM 
 
It is extremely complicated to do rigorous mathematical analysis of these non-linear effects 
and design is often based on simplified rules-of-thumb. An important part of this thesis is to 
present extensions of the rules-of-thumb, including a wider scope of error sources and 
enabling easier estimation of performance as a function of DSM design parameters. 
 
2.6 The DAC 
 
This section presents the DAC and gives an introduction to the errors it commonly causes. 
As will later be seen these errors interact with the DSM REQ and performance estimates can 
be given if one knows the DSM design parameters. 
 
2.6.1 DAC topologies 
 
Early DAC implementations – e.g. [48] – were commonly realized as resistor string DACs. 
An example of a resistor string DAC is shown in fig.21, where the different bits of the binary 
DAC input data are denoted b0…bB-1. Depending on whether bit bi is one or zero, the switch it 
  Chapter 2 – Fundamental Theory 
 
22 
steers is throughout the sample period connected either to ground or to the reference voltage 
through a corresponding resistor in a binary weighted resistor string. The output voltage is 
then given by: 
 
0 1 2
2 4 8
ˆ    .
o F ref
F
ref
b b bV R V
R R R
R V q
R
⎛ ⎞= ⋅ ⋅ + + +⎜ ⎟⎝ ⎠
= ⋅ ⋅
L
    (30) 
 
The DAC input qˆ is the REQ output q offset to unipolar representation, since the DAC uses 
positive binary values (elaborated in 2.6.2., “DAC encoding”). 
 
 
Figure 21: Resistor ladder type DAC 
 
Use of resistor string DACs gradually lessened because technologies for IC implementation 
are not very suitable for large resistive devices. The resistor string will use much die area and 
have poor device matching. Resistor string DACs were eventually superseded by switched 
capacitor (“switch-cap”) DACs. Switch-cap is a technique to realize resistor equivalents 
through charge transfer in clocked capacitors, first shown in 1977 [50]. It transfers sampled 
charge packets creating a resistor equivalent Req=1/(C·fs), and can thus be used to implement 
continuous amplitude amplifiers or filters with a discrete-time transfer function H(z).  
In a typical switch-cap system the output of a functional stage is sampled by the next stage, 
meaning that only the settled output value matters. But since a DAC output is continuous-time 
it is very important that a switch-cap DAC settles linearly. It is possible to realize a switch-
cap integrator which is insensitive to op-amp slewing and nonlinearity, called a direct charge 
transfer integrator. It is distinguished by the input capacitor directly depositing charge on the 
integrating capacitor. The DCT integrator was proposed by Bingham in 1984 [51] and a high 
performance DCT-based audio DAC was shown in 1991 [52]. Implementations with very 
high performance [53] and efficiency [54] have been seen since. 
A DCT -based switch-cap DAC is shown in fig.22. In the sampling phase φ1 it charges the 
sampling capacitor array depending on the input sample data, and in the hold phase φ2 it 
distributes this charge directly to the integrating or hold capacitor Ch. Evaluating the charge 
redistribution it is found that the input-output transfer function of this DAC will be given by: 
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Figure 22: DCT integrator SC DAC 
 
The low-pass function of the DCT-based DAC will be of benefit to suppress out-of-band 
noise from the DSM REQ. With the charge distributed passively between the capacitors, the 
settling is given by a linear RC time constant of the capacitors and switches, and the circuit is 
insensitive to op-amp slewing. Distortion is still generated from signal-dependent charge 
injection and signal-dependent switch resistance variation, which must be alleviated through 
good circuit design [53]. Still, its properties make the circuit very suitable for DAC use. 
Although the DCT-based DAC still is quite popular in audio converter ICs, it has in recent 
years started receding. Instead it becomes more and more common for hi-res DACs to have 
current mode output. Then the DAC generates and holds an output current proportional to the 
input data, which is externally converted to voltage. The chief reason for doing so is that 
lowered supply voltages in modern IC processes reduce the headroom for SC circuits. This 
makes it very difficult to implement good switches and opamps, and capacitors must be big to 
achieve low kT/C-noise. One way to overcome these problems is to operate the DAC IC in 
current mode and use external I-V conversion with a dedicated high supply opamp or even a 
discrete transistor stage. Such an arrangement – with an opamp – is shown in fig.23. Here 
·ˆ refoI q I= and Vo=Io·RF. In practice the external I-V is often combined with the analog RCF. 
 
 
Figure 23: Current mode DAC with external I-V conversion 
 
The idea to use steered current sources in DACs is not new [55], but it has been revived in 
recent times because of the development towards lower voltage IC technologies. The 
approach shows good potential with very high resolution having been reported [56], and it 
will probably be the dominant hi-res DAC design paradigm for the foreseeable future. Just 
like the resistor ladder DAC, the current steering DAC has no discrete time filtering of the 
output, and performs straightforward hold reconstruction. 
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2.6.2 DAC encoding 
 
The above examples all show binary encoded DACs where the DAC elements – be it 
resistors, capacitors or current sources – are weighted as binary digits and fed with binary data 
from the (DSM) REQ. The base-two numeral system was first described as early as 800 B.C. 
by Indian mathematician Pingala [57] and Boole in the 19th century developed the modern 
concept of binary logic, the basis for all digital circuit operation [58]. Shannon was first to 
show automated circuits operating on Boolean logic [59], and in addition to being regarded as 
the father of information theory he is also widely acknowledged as the originator of digital 
arithmetic circuits. 
The term “binary encoding” is used about non-redundant base-two arithmetic, where B bits 
or digits can express 2B unique values including zero. A B-bit binary encoded DAC thus 
contains B elements with a 2B-1 size ratio between the largest and the smallest weight or digit. 
This is not necessarily the preferable way to implement a DAC since it is difficult to match 
elements with large differences in size. A much used way to get around the matching problem 
is thermometer encoding. The thermometer code is a redundant base-two code where every 
digit has unit weight. Thermometer DACs thus need 2B-1 elements to resolve 2B values 
including zero, all being equal in size.  
Digital processing is usually zero mean and operating on signed binary logic, where 
negative numbers are represented by the two's complement of the absolute value, or –k 
equalling 2B-k. The first bit is then defined as the sign bit. With switching as described in 
2.6.1 the DAC input must be unipolar. This means the DAC input should equal the REQ 
output offset by M/2 as shown in table 1. Thermometer encoding is offset by default. 
 
Table 1: Binary and thermometer encoding of DAC, M=8 
REQ 
output q 
Binary q in 
two’s compl 
DAC input 
qˆ =q+M/2 
Binary DAC 
input code 
Therm. DAC 
input code 
-4 100 0 000 0000000 
-3 101 1 001 0000001 
-2 110 2 010 0000011 
-1 111 3 011 0000111 
0 000 4 100 0001111 
1 001 5 101 0011111 
2 010 6 110 0111111 
3 011 7 111 1111111 
 
2.7 DAC errors 
 
This section provides a review of common error sources in a typical DAC implementation. 
The emphasis is on the nature of the waveform distortion and how it compromises 
performance. For a more in-depth review of the circuit mechanisms causing DAC errors, the 
reader is recommended to read Wikner’s thesis [60] or an appropriate textbook. 
DAC errors can roughly be divided into two categories; static and dynamic errors. Static 
errors are errors that are time invariant whereas dynamic errors are related to the switching of 
elements, both leading to distortion and/or noise at the DAC output. Since the emphasis in 
this thesis is on current steering converters, errors are presented in the context of this DAC 
type and the waveform it produces. It should however be noted that the same types of errors 
are also present in other topologies, but then being inferred from other circuit effects (e.g. 
capacitor mismatch instead of transistor mismatch). Errors are normalized to the DAC input, 
or in other words the REQ output, thus assuming a unity quantizer step-size Δ=1. 
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The performance is throughout assessed in terms of dynamic range measures related to 
noise (SNR), distortion (SFDR), or both (SNDR). Static errors are also sometimes expressed 
through the INL function. How INL relates to spectral performance and dynamic range is 
assessed in [61]; depending on its shape it may cause harmonics and degrade the SFDR or 
cause noise-like errors and degrade the SNR.  
 
2.7.1 Jitter errors 
 
The first class of DAC errors isn’t really an error in the DAC per se, but more of an 
“environment variable”. It has until now been assumed that Ts is always constant which in a 
real implementation is not the case; deviations in Ts are inevitable and referred to as jitter 
errors. In a typical consumer audio system, data is transferred from the digital source to the 
DAC through an SP-DIF connection. SP-DIF uses biphase mark encoding to multiplex data 
and clocking in a single coax or optical line. Band limitation in the interconnect wire will then 
give rise to signal dependent jitter patterns whereas transmission noise results in random jitter. 
The jitter behaviour of SP-DIF was analysed in an early 90s paper by Chris Dunn and 
Malcolm Hawksford [62].  
The clock signal is recovered in the DAC through an input locked PLL oscillator. A PLL 
clock recovery circuit has a frequency dependent jitter transfer function, typically first order 
low-pass, meaning that SP-DIF transmission jitter is filtered accordingly. Important research 
on the JTF and the impact of jitter on conversion quality was done by the late Julian Dunn in 
the early 90s [63]-[64]. This was significant in establishing an understanding of jitter as an 
error source in digital audio, for long widely regarded as “perfect sound forever”. New 
interface formats like IEEE1394 have been shown to be even more challenging [65]. 
In addition to interface jitter which is a function of the transmission and the JTF of the 
receiver, the receiver and DAC themselves have intrinsic clock jitter due to on-chip and on-
board noise [66]. Intrinsic jitter is usually regarded as random and consisting of a white 
component – as a result from circuit thermal noise – and a pink component from circuit 1/f-
noise. The jitter variance, usually quantified in (ps)2, is typically inversely proportional to the 
clock frequency [67]. This means that the jitter standard deviation in ps is proportional to 
1/f1/2, where in a DAC the clock frequency is typically f=fs=fs_in·L. The AES recently released 
a document for standardizing jitter terminology [68]. 
Analysis of jitter effects in DACs; how it results in output distortion and what kind of 
distortion it leads to, has been featured in several previous publications [69]-[72]. The 
proposed methods have often been computationally quite heavy [69]-[70], have not 
considered the special case of DSM [71], or have been based on experimental results [72]. 
The work conducted for this thesis resulted in a simple method for prediction of jitter 
distortion susceptibility as a function of the NTF and the number of bits in the REQ. As 
revealed in later chapters, the modulator output waveform significantly influences the jitter 
distortion susceptibility of a DSM DAC. 
Figure 24 shows the error waveform of a jittered DAC with zero order hold. Whereas the 
ideal waveform should change value at the time instances nTs, it in reality occurs with a jitter 
offset nTs+j(nTs). This results in error pulses. 
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Figure 24: Jitter error in the time domain 
 
Consider a single time instant nTs for which the corresponding jitter is given by jn: In an 
ideal DAC with hold reconstruction – i.e. where y(t)=M/2+q[n], t∈{nTs, (n+1)Ts} – the jitter 
error pulse associated with one jittered sample is given by: 
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The entire error waveform will be composed of all individual error pulses: 
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Consider again the single error pulse from (32): For simplicity the output step defining its 
amplitude is now denoted as dn. The spectrum of this pulse is then given by: 
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The spectrum for the entire error pulse train in (33) consequently becomes: 
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It is possible to approximate this with the DTFT by sampling the rectangular error pulse 
ejn(t) after band limiting it with a brick-wall filter. A simulation model doing this is described 
in [69]. Its problem is that the computation time is very high if a long DFT and brickwall 
filter is used for each pulse and it thus has to be done with limited spectral resolution. A 
simpler approximation is to assume the jitter is very small in the frequency region of interest, 
so that jn·f<<1. Then (34) simplifies to: 
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This is a constant, i.e. a white spectrum. In other words the simplification assumes that ej(t) 
consists of Dirac pulses. The composite spectrum (35) can then be simplified 
correspondingly: 
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As seen this is identical with the DTFT of a sample sequence where the sample values are 
given by the relative area of each error pulse. It is in other words a sampled error area model. 
For small jitter values it is quite accurate since the error area greatly dominates the distortion 
contribution. A previous study gives an assessment on this [73], and it can easily be 
calculated how close (36) approximates (34) for a given jn. 
From (37) and the convolution theorem it’s apparent that the error spectrum will be the 
convolution of the spectra of d and j. Its PSD can generally be expressed as: 
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where – since dn=q[n]-q[n-1] for all n – the PSD of d will be: 
 
( ) ( ) 2ˆ 1d qS S e ωω ω −= ⋅ − i  .      (39) 
 
If the jitter spectrum is white the convoluted distortion spectrum will obviously also be 
white, meaning white jitter decreases the output SNR. If the jitter has a pink PSD the jitter 
noise density decreases proportionally to the distance from the signal component, making it 
rather benign due to the ear’s frequency masking property. If the jitter sequence and input 
signal are both sinusoids there is multiplication of two sinusoidal terms and the trigonometric 
angle sum and difference identities can be used to find discrete mixing products at ωx±ωj. 
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In fig.25 the output spectrum is shown for each of these three cases. In real life the jitter 
spectrum will be a combination of both white, pink and sinusoid components. White and pink 
jitter noise is as mentioned typically caused by thermal and 1/f noise in the clock circuitry and 
by transmission noise. Sinusoid jitter can stem from parasitic coupling between signal lines or 
supply ripple, with a significant contribution also being the SP-DIF interface. As highlighted 
in [62], the jitter spectrum of an SP-DIF connection has lots of signal correlated sidebands. 
Whereas low jitter noise is a matter of good circuit design and sufficient power for high 
SNR implementation, the jitter sideband distortion is more difficult to assess and control. 
Jitter noise is part of the DAC’s intrinsic noise and thus limits its overall SNR performance. 
Sideband distortion on the other hand stems largely from external audio sources or from the 
interface, and is usually not included in a DAC specification sheet. Dunn suggested a so-
called “J-test” [63] for standardizing measurements of DAC jitter immunity, which has been 
quite widely adopted in the audio community. 
 
Figure 25: Jitter distortion from sinusoid, white and pink jitter 
 
Due to the ear’s frequency masking (fig.4), the audibility of jitter sidebands depends both 
on their magnitude and distance in frequency from the signal content. Published jitter 
audibility threshold estimates vary from hundreds of nanoseconds [74] to tens of picoseconds 
[63]. What is certain is that the jitter PSD is very important to the audibility and that HF jitter 
is more critical than LF jitter. Fortunately PLL-based oscillators have a low-pass JTF. It has 
also become increasingly popular to use asynchronous sample-rate converters which often 
feature JTFs with very low cut-off frequency [75]. ASRCs were originally intended to enable 
the connection of several digital sources with different sampling rates in one system, e.g. in a 
studio. But they have increasingly been incorporated in consumer audio equipment like CD-
players because of jitter concerns. The thesis by Rotacher [76] provides a comprehensive 
review of the properties and design of asynchronous sample-rate converters. 
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2.7.2 Static (mismatch) errors 
 
Static errors in a DAC are caused by physical mismatch between element weights, which 
always occur because of production inaccuracies. In the case of a current steering DAC there 
is mismatch between transistors used to realize current sources, caused by on-chip 
temperature deviations, threshold voltage variations and variations in the gate oxide thickness 
[77]. These errors are usually modelled as random stochastic variables although they may in 
reality be graded [78]. Error grading can be minimized through layout techniques such as 
common centroid, but a designer should know that random error modelling has limitations. 
To generalize the notation, element weights are denoted as a set of “non-physical” variables 
wi, ideally being of unity value3. A generalized schematic of the binary weighted DAC where 
qˆ  consists of bits b0 to bB-1 will then look like fig.26. 
 
 
Figure 26: Generalized schematic of binary encoded DAC 
 
The mean element weight is: 
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Ideally the DAC would have a perfectly linear transfer curve from 0 to 2B-1, but because of 
non-ideal element weights the real one is non-linear. The deviation from linearity or INL as a 
function of q – derived from qˆ =[b0 b1 … bB-1] – is: 
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As seen the MSB or close to MSB elements are very critical for the INL, which is the 
reason why binary encoding is not optimal for high resolution DACs. The relative accuracy of 
the largest weight must be at least 1/(2B) for the DAC to have a monotonically increasing 
transfer function. This implies the need for transistors with a very large gate area. 
 
 
 
Figure 27: Generalized schematic of thermometer encoded DAC 
 
 
                                                 
3 Referred to q, if referring to the input x in a re-quantizing system the ideal weight is Δ 
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If the DAC is thermometer encoded the mean weight of its 2B-1 equal elements is: 
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Thermometer encoded, i.e. with two-level representation where t0…tq-1=1 and tq…t2B-1=0, 
the INL becomes: 
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Relative element matching is now much less critical. If the mismatch is 1% for any given 
DAC element, its INL contribution is 0.01 LSB. Furthermore it is guaranteed that the DAC 
transfer function will be monotonically increasing since the total output value always 
increases when more elements are connected to the output. This makes a thermometer 
encoded DAC, albeit having significantly higher routing complexity due to its 2B-1 elements, 
often the desirable alternative. 
 
 
Figure 28: DAC transfer function, ideal and with INL 
 
As will be seen later, the redundant nature of thermometer encoding can also be exploited to 
implement digital algorithms for mismatch-shaping, so-called dynamic element matching. 
DEM performs spectral shaping of mismatch errors. Although the spectral distortion as the 
result of a given INL curve must be found through simulations, it is later shown how to 
estimate it for common DEM algorithms under the assumption of random element mismatch. 
 
2.7.3 Dynamic (switching) errors 
 
In addition to mismatch errors which are time invariant (except if caused by temperature 
variations), another major source of waveform distortion is switching errors. In a current-
steering DAC, switching errors can be caused by charge injection from the transistor switches 
as well as finite rise and fall times due to parasitic capacitances [60]. Again this thesis does 
not explore the circuit behaviour, but builds its analysis on generalized error waveform 
modelling [79]. 
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If the DAC is thermometer encoded and all elements are identical, it can be assumed that 
switching on one element is associated with an on-error pulse eon(t) and switching off an 
element is associated with an off-error pulse eoff(t). Figure 29 shows the error for one element. 
To derive the spectral distortion this causes will require exact knowledge about the time 
domain behaviour of the error waveform. This is not possible to find for any but the simplest 
circuit approximations and pulse simulation would still be very computationally demanding 
as pointed out in the jitter section. Therefore the switching error analysis just like the jitter 
error analysis uses error area modelling. 
 
 
Figure 29: DAC element on and off switching and error waveform. 
 
Error area modelling assumes that a net error area is added to or subtracted from each 
sample depending on how many elements are switched on or off. The mathematical analogy is 
again to assume that error pulses are Dirac pulses with a white spectrum and with strength 
given by the error area. 
In a thermometer encoded DAC it is seen from table 1 that if the DAC input value increases 
from sample n-1 to sample n, a total of q[n]-q[n-1] elements are switched on. If the DAC 
input value decreases, a total of q[n]-q[n-1] elements are switched off. The error associated 
with the sample sequence, also called its ISI, is therefore: 
 
[ ] [ ] [ ]( )[ ] [ ]( )
1  , 0 
1  , 0
on n on n
ISI
off n off n
q n q n e d e d
e n
q n q n e d e d
⎧ − − ⋅ = ⋅ ≥⎪≈ ⎨ − − ⋅ = ⋅ <⎪⎩
 .   (44) 
 
From the ISI sequence it is relatively straightforward to calculate the waveform distortion 
produced at the output if q is sinusoid. As converter resolution increased throughout the 
1980s, ISI became a dominant source of distortion and designers found it increasingly 
difficult to keep the switching errors sufficiently small. This was particularly problematic for 
the 1-bit DSM DACs dominant at the time, because the entire full scale value is switched each 
time the DSM output changes. An interesting discussion on these difficulties is found in a 
1986 paper by Adams [49], and proposed solutions like return-to-zero (RZ) appeared quickly 
thereafter [80]. 
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2.7.4 Finite output impedance 
 
In addition to mismatch, another static distortion source in a current steering DAC is the 
finite output impedance of the current sources. For any DAC input value k  there are k unit 
current sources coupled to the output in parallel. This means that the equivalent small signal 
circuit is as shown in fig.30.  
 
 
Figure 30: Equivalent small signal circuit for current steering DAC 
 
For simplicity the output impedance is assumed purely resistive – for most cases a valid 
approximation [81] – and for low audio frequencies it is also assumed that the load given by 
the IV-converter is resistive. The output voltage then becomes: 
 
( ) ˆ
ˆ
ref
o
L o
q I
V q
g q g
⋅= + ⋅  .       (45) 
 
In (45) g is the conductance value g=1/R. The mean LSB weight for an M-level DAC is: 
 
( )
    .
o
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M
I
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       (46) 
 
This results in the output INL: 
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             .
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If the current-mode DAC is differential which is usually the case in high resolution 
implementations, the output voltage is: 
 
( ) ( )( )
ˆ ˆ
ˆ ˆ
ref ref
o
L o L o
q I M q I
V q
g q g g M q g
⋅ − ⋅= −+ ⋅ + − ⋅  .    (48) 
 
By simple manipulation of the single-end procedure the INL is then found to be: 
 
( ) ( ) ( )( ) ( )
2
2 2 2
ˆ ˆ ˆ2
ˆ ˆ2
o L ref
L L o o o L o
g g q q M M q I
INL q
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− ⋅ − ⋅ − ⋅= ⋅ + + − ⋅ +  .  (49) 
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Not surprisingly the single-ended INL is a parabola and the output SFDR is HD2 limited, 
whereas in the differential case the INL is anti-symmetric around the centre point and the 
SFDR is limited by HD3. 
Figure 31 shows the INL pattern caused by finite current source output impedance for both 
cases. The DAC is 15-level and the y-axis is normalized to the LSB. The current source 
output resistance Ro=1MΩ and the load resistance RL=50Ω. Given that the IV-converter 
represents a 50Ω load; 20-bit linearity or INL below -120dB relative to full-scale, will require 
current elements with an output impedance of approximately 150kΩ in the differential case 
and a momentous 200MΩ in the single ended case. It is thus very obvious why differential 
output is strongly preferred for high resolution applications. 
 
 
Figure 31: INL from finite output impedance 
 
In consumer audio equipment it is very common for the full-scale output voltage to be 
2VRMS. This is not a formal standard, but has established itself as a de facto standard. If the 
IV-converter is a 50Ω passive resistor the DAC output current would have to be 40mARMS. To 
increase the transresistance of the IV-converter while maintaining a low load resistance, an 
active transresistance amplifier as shown in fig.23 must be used. For the basic circuit in fig.23 
the transresistance is approximately equal to RF if the opamp has high open loop gain, 
whereas the equivalent load resistance it represents is: 
 
( )0 1
in F
L
in F
R RR
A R R
⋅= + ⋅ +  .      (50) 
 
A0 is the opamp open loop gain and Rin is the opamp input resistance. Since the 
transresistance is approximately equal to RF it is given that Vo≈Iout·RF. The necessary size of 
Iout and by extension RF is determined by the fundamental noise limitation of the IV-converter 
and the SNR requirement for the system. 
Illustrating by example; if the IV-converter SNR requirement for 2VRMS output is specified 
to 125dB@0-20kHz, its white noise voltage density must be below 8nV/Hz1/2. If the opamp’s 
input referred noise current density is 5pA/Hz1/2, a balanced version of fig.23 with two 
feedback resistors and one opamp gives the following noise equation: 
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→ ≤ Ω
    (51) 
 
From this it is found that the minimum DAC output current requirement is: 
 
2 2 RMSout RMS
F
VI mA
R
≥ =  .      (52) 
 
Note that this does not include any noise produced in the DAC itself, such as quantization 
noise, noise in the current sources, parasitically coupled noise, jitter noise and so on. It is 
therefore normal to include some headroom. Good design practice is to aim for a white noise 
dominated system where the IV converter’s white noise specification is 3-6dB better than the 
total system SNR, whereas all other noise sources such as quantization noise are designed 3-
6dB better than this again.  
This means that if the targeted final system SNR is 120dB; the DAC output current is 
perhaps scaled for 125dB SNR IV-conversion, while noise contributions in the DAC – current 
source noise, mismatch noise, jitter noise, quantization noise and so on – are all specified to 
be below -130dBFS. As an example the TI DSD1792A; a high end current-mode DAC with 
127dBA SNR at 2VRMS, has 2.75mARMS full-scale output current [82]. 
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Chapter 3  
 
The Delta-Sigma Modulator 
 
 
This chapter takes a closer look at the delta-sigma modulator. Different architectures are 
described, research in stability theory is briefly reviewed and it is discussed how non-ideal 
behaviour affects the modulator’s performance. The reader should through this gain insight in 
how delta-sigma modulators are designed and how things like the number of bits in the re-
quantizer, the NTF and the OSR affects the performance and design conditions.  
 
3.1 Delta Sigma Modulator Design 
 
As seen in ch.2.5 delta-sigma modulation is in principle relatively straightforward. For 
convenience the basic structure and the input-output relation is repeated: 
 
 
Figure 32: Basic delta-sigma modulator 
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To realize modN noise shaping or NTF(z)=(z-1)N with this structure we have that: 
 
( ) ( )
( )
( )
( ) ( )
1 11 1
1
1 1
N
N
N
z
H z
NTF z z
STF z z
− −= − = −
→ = − −
 .    (54) 
 
The processing gain of this NTF is shown in fig.20 and it is seen by inspection that the STF 
is approximately unity for ω<<π. Although fine for most purposes, the basic modulator 
structure can be improved by adding a direct feed-forward path to the quantizer input as 
shown in fig.33. This is often referred to as a Silva-Steensgaard structure [83]. The input-
output relation is now: 
 
( ) ( ) ( ) ( )
1
1 q
Q z X z E z
H z
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Figure 33: The Silva-Steensgaard modified DSM structure 
 
To add this path forces a unity STF which allows the NTF to be chosen arbitrarily. Another 
improvement that is especially of relevance in ADC design is that the input to the loop filter 
H(z) – which as seen from the figure is given by x-q – now only consists of shaped noise. In 
an ADC the loop-filter is analog and will have some degree of nonlinearity, but since the filter 
now doesn’t process x, nonlinearity will not cause signal distortion4. 
These two DSM structures are both global feedback systems, where the output is fed back 
and subtracted from the input in a single node. This is not very flexible and it is entirely 
possible to design the STF and NTF separately by having different inputs to the loop filter for 
the input and feedback terms. A generalization of the basic structure with separate filter inputs 
is shown in fig.34. 
 
 
Figure 34: Generalized DSM structure 
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    (56) 
 
It is seen that if L0=-L1=H, the STF and NTF are identical to the basic structure. If L0=1-L1 
the STF is unity regardless of how L1 and from it the NTF is designed.  
A very common implementation strategy is to use a distributed feedback structure, which in 
its basic modN form is shown in fig.35. Looking at fig.32, the loop filter for making a mod1 
NTF will be a single integrator H(z)= I(z)=1/(z-1). As it turns out the DSM can be increased 
from mod1 to modN simply by cascading N integrators, given that the output is fed back to 
each integrator input. This can be verified through the generalized structure in fig.34. 
The input signal goes directly through all integrators, while the feedback signal is split into 
N branches where each is subtracted and goes through all integrators up to the quantizer: 
 
( ) ( ) ( )0 1
1
1
N
N
k
L z I z
z=
= = −∏  .      (57) 
( ) ( )1
1
1
1
NN
k
k
IL z I z I
I=
⎛ ⎞−= − = − ⋅⎜ ⎟−⎝ ⎠∑  .     (58) 
 
                                                 
4 If the quantization error is input dependent in the first statistical moment, i.e. correlated with the input, there 
may be some distortion. But much less than with the basic structure. 
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Using (56) to find the NTF and STF it is given that: 
 
( ) ( ) ( )1
1 1
1
NNTF z z
L z
= = −−  .     (59) 
( ) ( )( )0 11
NL zSTF z z
L z
−= =−  .      (60) 
 
 
Figure 35: Basic modN distributed feedback DSM 
 
To cascade integrators like this was actually the original idea for improving on mod1 noise 
shaping [31]. Analyses of second [84] and higher order [85] implementations followed. It 
should be noted that although I(z) is here assumed to be a delaying integrator 1/(z-1), non-
delaying integrators I(z)=z/(z-1) can be used for all instances but the innermost to reduce 
modulator latency. A few samples latency is however normally tolerable and in a DAC this 
choice makes little difference. In an ADC it may be advantageous to use delaying integrators 
since each one can then settle independently in a switch-cap loop filter. With only delaying 
integrators the modulator is often called a Boser-Wooley DSM [86]. 
The realizability condition from ch.2.5 – that there are no delay-free loops in the system – 
can be formalized by writing the NTF on a form to which it must comply: 
 
( )
1
N
k
k k
z zNTF z
z p=
−= −∏  .      (61) 
 
Here zk and pk denote the zeros and poles of the meromorphic NTF function. Until now only 
FIR NTFs with all zeros at DC and all poles at the origin have been considered. A problem 
with higher order DSMs of this kind is instability [87] and to avoid it one may have to move 
poles rightward, giving less peak gain around fs at the cost of less damping around DC. Doing 
so is quite intuitive with distributed feedback where damping the NTF means damping the 
feedback terms. Maintaining STF control is done with corresponding feed-forward 
coefficients, giving the structure in fig.36. Such a generic structure has a high degree of NTF 
and STF controllability. 
 
 
Figure 36: Generalized distributed feedback DSM 
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From this figure it is found that now: 
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And by the same algebraic manipulation as before: 
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The NTF still has all its zeros at DC, but the poles are now determined by the feedback 
coefficients. The STF has the same poles as the NTF and its zeros are controlled by the feed-
forward coefficients. If bk=ak and bN+1=1 the zeros cancel the poles and the STF is unity. If all 
input branches but b1 are removed the zeros are at infinity and the STF is b1/A(z) where A(z) is 
the feedback polynomial. This is typically a low-pass function which can be of benefit for 
suppressing alias residues from the interpolation. The STF can also be designed to 
compensate for passband droop in the interpolation filter. 
Another improvement that can be made is to replace some of the integrators with resonators 
to spread NTF zeros across the signal band. This can give lower total in-band noise power and 
improve the processing gain, especially for low OSR. It is also possible to optimize the NTF 
from a psychoacoustic point of view by placing zeros where the hearing is most sensitive 
[88]. A resonator introduces a pair of zeros at a resonance frequency ±ωr so each resonator 
must be built from two integrators. Typically a low-pass DSM has at least one NTF zero at 
DC, so to add one pair of non-DC zeros the modulator must be at least third order, for two 
pairs fifth order and so on. An example of the former is shown in fig.37. Note that at least one 
integrator core in each resonator must be delaying to avoid delay-free loops. 
 
 
Figure 37: Distributed feedback DSM with resonator for NTF optimization 
 
With only delaying integrators, the resonator has a local loop transfer function of: 
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This means that its poles, which will equal NTF zeros, are located at: 
 
1 11
r
r rz g g ω πω <<= ± → ≈i  .     (67) 
 
It follows that if an NTF zero at e.g. 4kHz is desired and the sampling rate is 44.1kHz·64, 
the resonator coefficient should be g1=0.0944. Figure 38 compares a fifth order NTF with 
zeros optimized for an OSR of 64 to one where all the zeros are at DC. 
 
 
Figure 38: Optimization of NTF zeros 
 
In addition to the described distributed feedback, another popular structure is distributed 
feed-forward. Then there is one global feedback path and several feed-forward branches to the 
quantizer input as shown in fig.39. The NTF and STF can be derived using the same 
procedure via the generalized structure of fig.34; this is left as an exercise for the reader. 
Resonators can be inserted the same way as before. The advantage with this approach is that 
each integrator sits in a local Silva-Steensgard loop, meaning no integrator inputs contain any 
signal component. As mentioned this gives linearity benefits in ADC implementations. A fifth 
order FF-DSM is Sony’s recommendation to use in ADCs for the SACD-format [89]. 
 
 
Figure 39: Distributed feed-forward DSM structure 
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3.2 Alternative Delta-Sigma Structures 
 
From the basic topologies reviewed, many modified or slightly different modulators have 
been published where some tricks are typically used to improve a certain design parameter. 
To show all these would be much too comprehensive for this text, but a few of the most 
significant are introduced; namely the error feedback modulator, the multi-stage or MASH 
modulator and the Trellis modulator. All these have been shown in audio applications. 
Beginning with the error-feedback modulator; this is a simple and seemingly very attractive 
structure that is unfortunately unsuitable for ADCs but frequently used in DACs [90]-[91]. It 
is shown in fig.40. The reason that it is not suitable for ADC use is apparent, since there is an 
analog subtraction and a loop filter in the feedback path with no error suppression from it to 
the final output. In a distributed output feedback DSM only the first integrator is without error 
suppression.  
 
Figure 40: The error-feedback DSM structure 
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In a DAC this structure makes it simple to realize the loop filter since it is only 1-NTF(z). 
Especially if the modulator can handle a basic modN NTF it is simple to implement H(z) since 
it then is a FIR filter. Unlike reported in [91], the stability constraints (more about this in 
ch.3.3) are the same as for a regular DSM with identical NTF and unity STF. 
Another frequently used alternative is multi-stage or MASH noise shaping. MASH was first 
introduced in 1986 as a way to obtain mod2 and later mod3 DSMs using single integrator 
loops [92]-[93]. Generalized MASH was analyzed in a 1989 publication [94]. A MASH is 
made up of cascaded sub-modulators, and is often described as an o1o2…oM MASH where ok 
is the order of modulator k in the cascade. Many applications use a 1-0 MASH (often called a 
Leslie-Singh modulator), but in audio it is more common to use a 2-1-1 MASH. A two-stage 
MASH example is shown in fig.41, with its input-output relation given in (69). 
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Figure 41: A two-stage MASH modulator 
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The first stage quantization error will be cancelled if fulfilling the condition: 
 
( ) ( ) ( ) ( )1 1 2 2 0H z NTF z H z STF z⋅ − ⋅ =  .    (70) 
 
(70) is fulfilled if H1(z)=STF2(z) and H2(z)=NTF1(z). The output is then given by: 
 
( ) ( ) ( ) ( ) ( ) ( ) ( )1 2 1 2 2qQ z STF z STF z X z NTF z NTF z E z= ⋅ ⋅ + ⋅ ⋅  . (71) 
 
It is seen that if both the first and second stages are mod2 the total NTF will be mod4, or 
more generally oMASH=Σok. At the same time loop stability is determined by the low order sub-
modulators, which is greatly advantageous. For DA conversion the disadvantage with MASH 
is that it cannot possibly be used to realize a two-level DAC output, since filtering and 
recombination of the sub-modulator output terms will produce a multi-level signal. In MASH 
ADCs this is not a problem, but there may be some leakage of eq1 since the analog modulator 
loop can not be made to match exactly the digital post-filter function. Still the MASH can be a 
useful structure for both. 
The last modulator structure that is looked at in this section is the Trellis noise shaping 
modulator. TNSM is a look-ahead modulator scheme used to improve 1-bit noise-shaped 
encoding. The basic principle for look-ahead modulation is based on the “ultimate modulator” 
shown in fig.42, and TNSM was first introduced in a 2002 publication by Kato [95]. 
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Figure 42: Principle for the “ultimate modulator” 
 
The complete input data sequence can be written as a vector x. In an “ultimate” scenario, x 
should be compared to every possible permutation of an equally long binary output vector and 
the one producing the smallest total error should be chosen as the output. Since in-band noise 
is sought to be minimized, the error evaluation is weighted by H(z) meaning a noise shaping 
function NTF(z)=1/H(z) is imposed. Finding the smallest error is formalized as minimizing an 
error cost function, typically the MSE. The single permutation giving minimum cost is the 
“ultimate output sequence”. Obviously this isn’t feasible to implement as x could be infinitely 
long and an “ultimate modulator” would need infinite memory and storage. 
Consider a single sample instant: A binary “ultimate modulator” has the choice of setting 
q[n]=’0’ or q[n]=’1’. In the next sample instant it has two options of setting q[n+1]=’0’ or 
q[n+1]=’1’ for each q[n]. In other words there are four possible permutations or candidate 
paths ‘00’, ‘01’, ‘10’ and ‘11’ from n to n+1. There are eight candidate paths from n to n+2, 
sixteen to from n to n+3 and so on. The TNSM uses a variation of the Viterbi algorithm [96] 
to keep the number of candidate paths constrained. 
For a sub-sequence of length L there are 2L candidate paths. In the sample instant following 
it, either ‘0’ or ‘1’ can be added bringing the number up to 2L+1. But if adding either ‘0’ or ‘1’ 
is determined depending on what gives lowest cost with the existing candidates, half the 
candidates can be discarded and there are only 2L candidates left for the next sample instant as 
well. Saving these and accumulating the cost function, the procedure can be reiterated for 
minimum accumulated cost at every sample instant, generating a candidate trellis of width 2L. 
Usually L is referred to as the trellis order. 
If this procedure runs long enough the paths will converge, meaning that all candidates in 
the candidate trellis at n=k are likely to have originated from the same output for n=k-D where 
D is a large integer. The output can thus be unambiguously determined from backtracking of 
the trellis by D samples. 
Figure 43 shows a general block diagram of a TNSM. The 2L processing units are used to 
determine the accumulated baseband error cost from adding ‘0’ as well as ‘1’ to each 
candidate of the Lth order trellis. The cost metrics are then sent to a trellis generator that 
determines which to choose, discards half the candidates and advances the trellis one step. 
The new trellis “layer” must be fed back to update the filter states according to the choice 
made. A total of D trellis layers are stored in the trellis register. Since the paths converge the 
output generator can create an output sequence unambiguously by backtracking though the 
trellis register. 
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Figure 43: Trellis noise shaping modulator 
 
In TNSM publications it is typically suggested for the trellis order L to be between two and 
four. The higher the better, but requirements for storage as well as the number of 
computations doubles for each increment of L meaning that the trellis order is limited by 
complexity. The backtracking depth D is typically recommended to be a few thousand 
samples. The cost function is usually the cumulative MSE or: 
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Here wi(k) is the filter output of processing block i at time instant k. Because of the high 
complexity, recent research has revolved around further path reduction while maintaining the 
desirable properties of “ultimate” modulators [97]. Alternative algorithms for look-ahead 
modulation have also been shown [98]. The advantages of the TNSM are probably better 
understood after reading the next sections on the non-idealities in a regular DSM. Because of 
a more global error optimization the TNSM is much less tonal, it is less susceptible to noise 
power modulation and – perhaps most importantly – it is much more stable. Whereas a 
traditional high order 1-bit DSM is typically limited to -6dBFS or less stable input range, a 
TNSM with the same NTF may work up to -2dBFS [95]. Furthermore it loses track gently, 
rather than having the catastrophic instability behaviour of a regular DSM. 
 
3.3 Stability 
 
As mentioned in ch.2.5 a modN NTF will not yield a stable DSM for high N. From this it is 
understood that ensuring BIBO stability in the NTF is not sufficient to know if the modulator 
is stable. Modelling the quantizer as an additive noise source does not take into account the 
fact that it is in reality a nonlinear unit with limited input range. For example one can envision 
a situation where the input signal x is so large that the input to the first integrator is always 
positive; in this case the integrator output steadily increases without bond and drives the 
quantizer into overload. The output then loses track of the input and typically the modulator 
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starts to oscillate. Figure 44 shows an example of modulator instability. For the first few 
samples the output tracks the input and performs noise-shaped 7-level quantization, but when 
the input gets too large the quantizer starts overloading and the system goes into oscillation. 
 
 
Figure 44: Example of instability in high order DSM 
 
Analysis of instability in non-linear feedback systems is extremely difficult and for high 
order DSMs no analytical method to find absolute stability constraints exists. It is clear that 
quantizer overload is not a sufficient proof of instability, since for instance a 1-bit DSM REQ 
operates in overload for all non-zero input signals. Therefore design constraints are 
determined empirically and the designer must use extensive simulations to ensure stability in 
system implementations.  
Some practical rules-of-thumb and non-rigorous mathematical methods have been published 
that provide a starting point, the most famous of these probably being Lee’s Rule [99]. It 
formulates the following NTF constraint: 
 
( ) 1.5NTF ω ∞ ≤  .       (73) 
 
Lee found through extensive simulation work that if this constraint is met, the 1-bit DSM 
will most likely be stable for input up to ±0.5 normalized amplitude or -6dBFS. It must 
however be noted that there is no mathematical proof for this, and stability must still be 
validated by the designer. Some sort of automated reset function should also be included in 
case of instability [100]. In a multi-bit DSM the NTF can be more aggressive since the 
quantizer non-overload range is bigger compared to the quantization step and error. It has e.g. 
been suggested to use the restriction ||NTF(ω)||∞≤3.5 in 3-bit modulators [101]. Alternatively 
one can keep the NTF conservative but allow a bigger input range. This depends on whether 
quantization noise dominates the noise budget and it is a trade-off that should be done early in 
the design process. If the stable input range relative to full scale output is a value |Amax|<1, 
typically 0.5<|Amax|<1, the maximum stable SQNR is found by modifying (29) accordingly: 
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Another method that is much used in addition to Lee’s Rule is the Root Locus method 
[102]-[103], also developed for 1-bit DSM REQs. A 1-bit quantizer can be seen as a gain 
element, where the gain g is inversely proportional to the input amplitude as shown in fig.45. 
The linear DSM model can then be modified accordingly, also shown in the same figure.  
 
 
Figure 45: Modified linear DSM model used in Root Locus method 
 
The modified NTF becomes: 
 
( ) ( )( ) ( )1 11g
NTF z
NTF z
g g NTF z
= + − ⋅  .     (75) 
 
A simple check of stability can then be made by sweeping g from 0 to 1 and see if the NTF 
remains BIBO-stable over the whole range, or in other words check if the poles (roots) stay 
inside the unit circle for all g. For small g – or in other words large input – one may find that 
the roots move outside the unit circle, which will be an indication of instability. 
Figure 46 shows the simulated processing gain for modulators designed to be stable with 1-
bit quantization according to the above methods. Compared to fig.20 it is seen that the 
processing gain is severely restricted, especially for low OSR. With multi-bit quantization the 
choice of NTF is less restricted, and with more than four bits or so the processing gain can be 
very close to that of fig.20. Even though multi-bit quantization has now become very popular 
also in high OSR audio converters, it was the desire for low OSR and high bandwidth delta-
sigma conversion that really drove the development of multi-bit DSM. 
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Figure 46: Processing gain with 1-bit stable DSM 
 
The mentioned methods for stability analysis have in common that they are simple, backed 
by empirical results [104] but also that they lack a rigorous mathematical basis. Many 
attempts have been made to develop a mathematical framework for better analysis of higher 
order delta-sigma modulators. The quasi-linear “describing function method” was used in an 
early publication by Ardalan [105], whereas Hein [106] and Wang [107] pursued approaches 
based on geometric analysis. Several publications deal with efforts to build a framework 
based on non-linear dynamics; first used in DSM analysis by Freely [107] and given a 
comprehensive treatment in the thesis of Risbo [109]. A quite recent paper by Reiss [110] 
provides a historical review of non-linear DSM analysis and some general assessments of the 
road ahead. Reiss also presented an intriguing paper at the 124th AES Convention [111], in 
which parallel decomposition of the loop filter was used to break the DSM down into a sum 
of first order functions, mutually dependent only through the quantizer function. This 
provided very promising simulation results in support of a framework for stability analysis of 
general higher order 1-bit modulators. 
Although they are significant for developing a theoretical foundation, practical application 
of most of the above methods is problematic due to them being very difficult to use and 
typically only shown with strong limitations on input conditions, initial conditions and 
modulator designs. Schreier et al. published significant results by estimating stability bounds 
based on invariant sets in the DSM state space [112], and developing computer code for how 
to find them [113]. But this method too is neither rigorous nor analytical. 
 
 
 
3.4 Cyclic Behaviour, Tones and Noise Power Modulation 
 
An expression for the processing gain of a DSM was found in ch.2.5 using the linear 
quantizer model. Typically when designing DSM-based converters, this method is used to 
choose an appropriate OSR and NTF for a target SQNR. The linear model does however hide 
some unfortunate effects also present during stable operation. The most serious one is perhaps 
cyclic behaviour. Cyclic behaviour can be understood through a simple example; a 1-bit mod1 
with a rational DC-input. The output from a mod1 with a single delaying integrator is in the 
time domain given by: 
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[ ] [ ] [ ]( )
1
1 1
n
k
q n Q x k q k
=
⎛ ⎞= − − −⎜ ⎟⎝ ⎠∑  .     (76) 
 
This can be rewritten to: 
 
[ ] [ ] [ ]
1 1
1 1
n n
k k
q n Q x k Q q k
= =
⎛ ⎞ ⎛ ⎞= − − −⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠∑ ∑  .    (77) 
 
Consider a binary quantizer and an input sequence x[n]=⅓Δ for all n. Then q[n] will be 
given as the sequence {1,1,-1,1,1,-1,1,1,-1,1,1,-1...}. Not surprisingly the output mean is ⅓ 
since mod1 has an NTF zero at DC. But it is seen that the bit pattern repeats and the output 
energy is concentrated in fs/3. This is known as a limit cycle. Repetitive output patterns or 
limit cycles in mod1 was first described mathematically by Candy [114], while Friedman 
[115] extended the analysis to describe limit cycles in mod2. For high order DSMs it is much 
more difficult to find limit cycles but it has been proven that they exist [116]-[117]. 
A problem caused by cyclic behaviour is idle-tones. Whereas a limit-cycle as such describes 
the repetitive output pattern occurring under strictly defined state conditions, an idle-tone is a 
discrete component appearing in the noise spectrum during normal operation because of 
cyclic behaviour [116]. This should be kept in mind although a lot of literature does not 
distinguish between the theoretical limit cycle and the practical idle-tone. Idle-tones occur 
when the input is idle, i.e. DC. Figure 47 shows the output spectrum of a fifth order binary 
DSM with optimized NTF zeros and rational DC input stimuli. It is seen to have some clearly 
visible in-band idle-tones. 
 
 
Figure 47: Output spectrum from fifth order DSM with rational DC input 
  
Tones in the output spectrum inferred from cyclic behaviour also occur when the input is 
active. This has been shown for simple sinusoid input signals and in the literature it is referred 
to as modulator harmonic distortion [114], [118].  
Since the ear is generally much more sensitive to discrete tones than to noise, cyclic 
behaviour is highly undesirable. It can be reduced or avoided through dithering: If the error is 
uncorrelated with the input the DSM will be tone-free. This is as known from ch.2.4 achieved 
with full NPDF dither of any N. Lesser dither weakens the correlation without removing it, 
thus reducing tones without eliminating them fully. Full dither is achievable with many levels 
in the REQ, while for a few-level or 1-bit DSM dithering even less than this will significantly 
reduce the stable input range. Alternative techniques have therefore been proposed like 
making the DSM chaotic [119]. Chaotic operation is achieved if one or more NTF zeros are 
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moved outside the unit circle, by modifying one or more integrators so that Î(z)=1/(z-α) where 
α>1. The thesis of Risbo [109] investigates chaotic modulators. It is also possible to use 
dynamic dithering where the dither level is inversely proportional to the input level [120]. 
Then the dithering is strong for weak input and vice versa. As such it makes use of the ear’s 
masking property since a loud signal will mask tones. 
Another potential problem is noise-power modulation, already introduced in the chapter on 
quantization and dithering. It has often been argued that the DSM is a self-dithering system 
since quantization noise is fed back into the modulator from the output. However 
Wannamaker proved in his thesis [43] that since the fed back error is not input independent in 
any other moment than the dither forces it to be; the mth derivative of the input and dither joint 
PDF has be zero in all multiples of the quantization “frequency” if the mth error moment is to 
be input-independent: 
 
( ) ( )( ), sinc 0  , 0m v x m
nu
d u u
n
du
=Δ
Ψ ⋅ Δ = ≠  .    (78) 
( ){ }, , ,defv x v xf v xΨ = F  .      (79) 
 
With no a-priori knowledge of the input statistics this is only ensured if: 
 
( )( ) ( )sinc
0  , 0
m
v
m
nu
d u u
n
du =Δ
Ψ ⋅ Δ = ≠  .    (80) 
 
This is the exact same requirement as for the non-modulating dithered quantizer in 2.4. 
What it means is that to guarantee error moments 1 to m to be input-independent, a DSM 
REQ needs mth order dithering just like an ordinary REQ. The fundamental dither requirement 
does not change. This postulate led to some dissention and heated debate between those 
claiming the DSM to be self-dithering and the purveyors of Widrow’s statistical analysis [42]. 
It is clear that if the REQ is situated in a high order DSM loop, the input-dependency of the 
error is quite weak and resulting noise-power modulation quite low, just like tones are low 
and the distortion is low. An investigation of practical levels of in-band noise power 
modulation in several DSMs was featured in the first paper (Appendix 2), which was intended 
to provide a pragmatic context to this discourse. Further investigations are also featured in the 
recent thesis by Campbell [122]. 
It should be noted that the method of chapters 2.4 and 3.4 is not directly applicable to the 1-
bit quantizer which has traditionally been used in audio DSM converters. Assuming the 1-bit 
quantizer takes the sign of the input – still denoting the quantization step Δ – its output has 
two discrete probabilities as shown in fig.48. 
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Figure 48: Input PDF (a) and output PDF (b), single-bit quantizer 
 
For simplicity the following equations are normalized to the quantizer output, i.e. the output 
is ±1 and Δ=2. Since it is known that a DSM REQ with NTF zeros at DC forces the average 
output to equal the average input, the probability for the two output states can for any input 
level be described by the following two relations: 
 
( ) ( )1 1P q P q x= − = − =  .      (81) 
( ) ( )1 1 1P q P q= + = − =  .      (82) 
 
Combining these two relations, the output PDF for any static input level is found to be: 
 
( ) ( ) ( )1 11 1
2 2q
x xf q q qδ δ+ −= − + +  .    (83) 
 
The quantizer error is given by eq=q-x and its PDF is thus given by: 
 
( ) ( ) ( )1 11 1
2 2qe q q q
x xf e e x e xδ δ+ −= + − + + +  .   (84) 
 
From the PDF each statistical moment of the error is easily found: 
 
0qE e⎡ ⎤ =⎣ ⎦  .        (85) 
2 21qE e x⎡ ⎤ = −⎣ ⎦  .       (86) ( )3 22 1qE e x x⎡ ⎤ = − −⎣ ⎦  .      (87) 
  
It is noteworthy that as long as the average output equals the average input, this relation is 
constant regardless of any applied dither. This suggests that no dither changes the noise 
power modulation in a 1-bit DSM. It was supported by simulations in the first paper 
(Appendix 2). The in-band noise power modulation was found to be dominated by whether or 
not any idle-tones fell in-band, and by a power increase when the quantizer started to 
overload. This means that the sole purpose of dithering in a 1-bit DSM should be to eliminate 
tones. Since dither reduces the stable input range and increases the occurrences of overload, a 
binary DSM should not be dithered beyond rendering it sufficiently tone-free 
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3.5 Non-Overloading Delta-Sigma Modulators 
 
As is now clear it is very difficult to ensure stable operation and control the quantization 
noise behaviour in a DSM REQ. To eliminate both tones and noise-power modulation 
completely the quantizer needs full TPDF dither. Being of width ±Δ this will eat up much of 
the input range in a few-bit quantizer, and if it can not be used while maintaining sufficient 
stable swing some non-ideal behaviour must be tolerated. Extensive simulations will be 
needed during design to ensure non-idealities don’t deteriorate the output performance beyond 
what is acceptable. 
If the quantizer is many-bit, there is on the other hand a simple method to guarantee 
stability for a strictly defined input range and – if desired – with full TPDF (or any) dither to 
eliminate idle-tones and noise-power modulation. This is achieved by designing the DSM 
using the non-overload method [123], which ensures no quantizer overload according to the 
range shown in ch.2.2. Repeating the DSM input-output relation in the z-domain, 
 
( ) ( ) ( ) ( ) ( )qQ z STF z X z NTF z E z= ⋅ + ⋅  ,    (88) 
 
the output of the quantizer w, is of course given by its output q minus its error eq, meaning 
that it can be expressed as: 
 
( ) ( ) ( )
( ) ( ) ( )( ) ( )        1  .
q
q
W z Y z E z
STF z X z NTF z E z
= −
= ⋅ + − ⋅    (89) 
 
Using the inverse z-transform, the corresponding time-domain expression is found: 
 
[ ] [ ] [ ] [ ] [ ] [ ]
0 0
q q
k k
w n stf k x n k ntf k e n k e n
∞ ∞
= =
= ⋅ − + ⋅ − −∑ ∑  .  (90) 
 
The bounds for the peak amplitude of w can be found using the Cauchy-Schwartz inequality: 
 
[ ] [ ] [ ] [ ] [ ] [ ]
0 0
q q
k k
w n stf k x n k ntf k e n k e n
∞ ∞
= =
≤ ⋅ − + ⋅ − −∑ ∑  . (91) 
1 1 q q
w stf x ntf e e∞ ∞ ∞ ∞≤ ⋅ + ⋅ −  .    (92) 
 
(92) is the more compact L-norm notation of (91). The L-norms of a vector are defined as: 
 
[ ]
1
0
def pp
p
n
x x n
∞
=
⎛ ⎞= ⎜ ⎟⎝ ⎠∑  .      (93) 
( )maxdefx ∞ = x  .       (94) 
 
If the STF and NTF are FIR functions the peak quantizer input can be calculated exactly. If 
they are IIR functions they are infinitely long, but as long as they are BIBO-stable they 
converge to zero and the L-norms can be estimated with arbitrarily high precision using a 
large sample set. As long as the non-overload range R of the quantizer is larger than ||w||∞ it 
never overloads. Consequently the non-overload requirement is: 
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1 1 q q
R stf x ntf e e∞ ∞ ∞≥ ⋅ + ⋅ −  .    (95) 
 
If the quantizer has a dither input v, the dither sequence must be included in (90) and the 
procedure is easily repeated to find: 
 
1 1 1q q
R stf x ntf e ntf v e∞ ∞∞ ∞≥ ⋅ + ⋅ + ⋅ −  .   (96) 
 
That this condition holds is a sufficient, but not necessary criterion for stability. It is a 
sufficient and necessary criterion to guarantee no overload. 
Assuming a B-bit mid-thread quantizer like the one shown in fig.12 is used, the non-
overload range is |R|≤2B-1-½ normalized to the output. As long as there is no overload the peak 
error is limited to ||eq||∞≤½. If the NTF is basic modN; ||ntf||1=2N. The STF is usually unity and 
then if a stable input swing of half the quantizer input range – i.e. ||x||∞≤2B-2 – is desired, it’s 
easy to calculate that the number of bits B must be at least: 
 
1 21 1 12 2 2 1
2 2 2
B B N B N− −− ≥ + ⋅ − → ≥ +  .    (97) 
 
If the modulator has TPDF dither of width ±Δ, the requirement becomes much stricter: 
 
1 2
2
1 3 1 32 2 2 2 log
2 2 2 2
B B N B N− − ⎛ ⎞− ≥ + ⋅ − → ≥ + + ⎜ ⎟⎝ ⎠  .  (98) 
 
It is clear that since sufficiently high SQNR for hi-res audio will typically require mod3 or 
higher – see fig.20 – a non-overload DSM needs quite many bits in the REQ to get a good 
stable input range, especially if it is dithered. A conservative Nth order IIR NTF – e.g. one that 
is designed according to Lee’s rule for 1-bit stability – will have a significantly smaller L1-
norm than modN, perhaps reduced by 30-50%. This is not optimal with regards to SQNR vs. 
OSR, but; if both N and the OSR are sufficiently high for quantization noise to be negligible 
compared to other error sources, the non-overload modulator is very attractive. This is of 
course because it unlike other modulators can be made with guaranteed stability, no idle-tones 
and no noise power modulation. In the second paper (Appendix 4), non-overloading 
modulators are explored for different topologies and quantizer functions. 
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Chapter 4   
 
Mismatch Shaping 
 
 
As became clear in the previous chapter there are several advantages to using more than one 
bit in the DSM REQ. Apart from greater processing gain for low OSR, it is easier to ensure 
modulator stability, a larger input swing is tolerated and full RPDF or TPDF dither can be 
applied to eliminate tones and/or noise power modulation. The downside is that multi-bit 
DACs are not amplitude linear, which is the main reason why audio converters moved from 
LPCM to highly oversampled one-bit DSM in the first place. To achieve better than 10-12 
bits resolution by physical matching alone is extremely difficult and dynamic element 
matching algorithms were introduced to spectrally shape the mismatch error contribution. 
 
4.1 Mismatch Error Randomization 
 
The term DEM in a data conversion context was introduced by Van De Plassche in 1976 
[124] when he used redundant switching in a binary encoded DAC to improve its mismatch 
performance. In 1989 Carley showed an implementation of DEM in the sense it is known 
today, when he used a butterfly switching network to randomize the element selection in a 
thermometer encoded DAC, thus eliminating systematic INL [125]. This was an eight element 
DAC driven by a three-bit DSM REQ as shown in fig.49. In the figure thick lines indicate an 
ordinary multi-bit signal bus whereas tin lines are single (bit) lines. 
 
 
Figure 49: DAC element randomization, B=3 bit example 
 
A B-bit DAC needs a B-bit switching network and PRNG to randomize the switching. As 
mentioned in ch.2 the number of elements M is typically 2B or 2B-1 depending on whether or 
not the REQ is symmetrical. For clarity the INL as a function of element weights is repeated: 
 
( )
1
ˆ 1
0
0
ˆ   , 
1
M
iqdef
i
i
i
w
INL q w q w w
M
−
−
=
=
= − ⋅ = −
∑∑  .     (99) 
 
As before the INL is referred to the numeric quantizer output q and not given a unit. Input-
referred – i.e. referred to x – its unit is Δ while the analog output y is referred to some 
reference current or voltage as explained in ch.2. 
  Chapter 4 – Mismatch Shaping 
 
54 
With randomization a random set of weights are assigned every time so one can’t find an 
expression for the sample-to-sample error. But assuming the weights themselves are random 
variables with unity expectance value and variance σw2, in other words that there are no 
graded or correlated errors5, it is found that that the error expectance value E{ew}=0 and the 
error variance as a function of q is: 
 
( )
2ˆ 1
2
0
2
ˆ
ˆˆ           1  .
w
q
e i
i
w
q E w q w
qq
M
σ
σ
−
=
⎧ ⎫⎛ ⎞⎪ ⎪= − ⋅⎨ ⎬⎜ ⎟⎝ ⎠⎪ ⎪⎩ ⎭
⎛ ⎞= ⋅ − ⋅⎜ ⎟⎝ ⎠
∑
     (100) 
 
The maximum error variance occurs at the mid scale or q=0, when M/2 elements are 
switched on and the rest are turned off: 
 
( ) 22 0
4w
w
e
M σσ ⋅=  .       (101) 
 
This is the worst case error power with randomization. Since the elements are assumed to be 
Gaussian random variables, the error has a white spectrum. The Wiener-Khinchin theorem 
can be used to estimate the mismatch error PSD similarly to the quantization error: 
 
( ) 2
2
w
w
e
eS
σω π=  .       (102) 
 
This PSD can be integrated over the signal band to find the resulting SMNR.  
 
4.2 Element Rotation Techniques 
 
Element randomization efficiently turns mismatch non-linearity into a more benign white 
noise contribution, but it still does not facilitate very hi-res multi-bit conversion. Assume that 
the DAC is 4-bit with a mismatch standard deviation of 1% at the LSB-level (or σw=0.01); 
then the maximum SMNR with randomization is only around 60dB without oversampling or 
80dB with an OSR of 128. This is clearly not sufficient for hi-res audio. 
A few years after element randomization the concept of element rotation was introduced. 
This is based on the idea that since there is zero INL when all elements are in use, ensuring 
that every element contributes equally over time will cancel out the error. Several rotation 
algorithms were published in the early 90s, of which Individual Level Averaging [126] and in 
particular Data Weighted Averaging [127] turned out to be the most successful. More than a 
decade after its conception, DWA is still arguably the most popular DEM algorithm around. 
DWA element rotation is shown in fig.50. Note that the integrator must be a B-bit modulo 
integrator for the rotation to work as it should. 
 
                                                 
5 This is a reasonable assumption if the DAC has good layout, utilizing common centroid techniques 
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Figure 50: DWA DAC element rotation, B=3 bit example 
 
Figure 51 exemplifies how element rotation uses each element equally over time. Over the 
course of five clock cycles it is seen that every element is used exactly twice, meaning that the 
net error cancels out over this time span. In real-life the averaging will of course mostly be 
slower, but as n grows every element will have contributed equally. 
 
Figure 51: Element selection sequence with DWA 
 
To simplify the description of the rotation scheme’s mismatch shaping property, a vector 
notation was introduced in the fourth paper (Appendix 6). This notation defines an element 
selection vector s of length M, controlling the DAC element switching. The corresponding 
DAC error can then be written as: 
 
( )we w= ⋅ −s w  .       (103) 
 
Here the vector w is the static element weight vector and the · operator is the vector dot 
product by conventional definition. To simplify the notation another vector u – also of length 
M – is defined as: 
 
( ) 1   , 0 1    
0   , 1
def
i
i a
a u
a i M
≤ ≤ −⎧→ = ⎨ ≤ ≤ −⎩u  .     (104) 
 
If ordinary thermometer encoding is used the qˆ  lowest elements are always selected, 
meaning that the element selection vector can be described by: 
 
( )qˆ=s u  .        (105) 
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It follows from this that the DAC error for any given sample n is: 
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∑
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      (106) 
 
This means any DAC INL translates directly to output distortion. In a DWA encoder on the 
other hand, the element selection is rotated by updating the starting point with a rotation 
pointer p (see fig.50), given by: 
 
[ ] [ ] [ ]( )ˆ1 modp n p n q n M= − + .     (107) 
 
It is seen – use fig.51 for inspection if necessary – that the element selection vector can now 
be described as a function of the u vector as follows: 
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u u
s
u u u
 .  (108) 
 
The vector u(M) indicates that the modulo pointer has wrapped around M. Using the same 
procedure as in (106) the DAC error is found to be:  
 
[ ] [ ]( ) [ ]( )1we n INL p n INL p n= − −  .    (109) 
 
Since INL(M)=0 this holds for both cases in (108). It means that the output distortion is a 
first order noise shaped function, since the z-transform gives: 
 
( ) ( ) ( )( )11wE z z INL P z−= − ⋅  .     (110) 
 
Exact derivation of the error PSD requires exact knowledge of the statistics of the pointer. 
This is generally not trivial to obtain since the pointer is a modulo integral of the input. 
Approximations can however be made under certain conditions: If it is assumed that the input 
is a Gaussian-like random variable, p[n] approximates a white random process. This makes it 
possible to use white noise estimation akin to Bennett’s quantizer model. As long as the input 
signal is smaller than full-scale we also know that q is centred around and close to 0, so the 
worst case randomization estimate can be used as an approximation of the INL(P(z)) PSD. 
Under this assumption, the DWA DAC mismatch error PSD will be: 
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With normalized input amplitude A, a B-bit REQ with the number of levels given by M=2B 
will have the corresponding signal-to-mismatch noise ratio: 
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e d
π
ω
π
σ ωπ −
⎛ ⎞⎜ ⎟⋅⎜ ⎟= ⋅ ⎜ ⎟−⎜ ⎟⎝ ⎠∫
i
 .   (112) 
 
As reviewed in ch.3.3, a DSM REQ designed according to Lee’s rule typically has a max 
stable input of around -6dBFS or Amax=0.5, so SMNRmax is easily found by insertion. Just like 
the DSM quantization noise estimate, this mismatch error estimate is based on the assumption 
that the input signal is a random process. In a real world scenario first order mismatch shaping 
has non-idealities quite similar to those of a first order DSM REQ. If the input is a DC-signal 
it is seen from (107) that p[n] is a periodic function, meaning that a weighting error wi will 
also appear periodically and create an error spectrum consisting of tones. Tones are not as 
severe as in a first order DSM REQ, since the input to the DEM block typically is a relatively 
few-level signal and contains a strong shaped quantization noise component. Spurs around the 
-100dB level are however to be expected and several techniques have been developed to 
alleviate tonality [128]-[130]. They typically dither of the rotation process, which reduces the 
tones at the cost of less efficient shaping. With very careful layout, DACs using first order 
mismatch shaping have achieved almost 18 ENOB [53],[56]. To improve further DEM must 
be evolved beyond first order shaping. A generalized analysis shows that second order DWA 
is theoretically trivial, but not easily to implement [131].  
A simplified generalization requires for the signal conservation rule to be introduced. To 
preserve signal integrity the numeric output of the DEM encoder has to be equal to its input: 
 
0
ˆ
M
i
i
s q
=
=∑  .        (113) 
 
This is obviously fulfilled with the DWA algorithm since s[n]=u(p[n])-u(p[n-1]) and p[n]-
p[n-1]=q[n] for all n. In a second order extension of DWA – for convenience called 2DWA – 
it is desired that: 
 
( ) ( ) ( )( )211wE z z INL P z−= − ⋅  .     (114) 
 
From this the selection vector can be generally defined as: 
 
[ ] ( ) [ ]( ) [ ]( ) [ ]( )+ 2 1 2n c M p n p n p n= ⋅ − ⋅ − + −s u u u u  .  (115) 
 
The integer c is a carry variable saying how many times the pointer has wrapped around M. 
Pointer wrapping can now occur more than once, since to fulfil the signal conservation rule 
for (115) the pointer must be given by: 
 
[ ] [ ] [ ] [ ]( )ˆ2 1 2 modp n p n p n q n M= ⋅ − − − + .   (116) 
 
The problem with direct implementation of this is that each element in the selection vector 
can now take other values than 0 or 1. For instance the same input sequence as in fig.51 will 
with 2DWA give the selection sequence shown in fig.52. 
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Figure 52: Element selection sequence with second order DWA 
 
In this case each element needs to resolve four discrete levels. The ‘2’ value can be obtained 
with a single element by running it at double the sampling rate, but it must still be ternary and 
is thus susceptible to internal mismatch. A solution to this problem was proposed and later 
patented as the Restricted 2DWA (R2DWA) algorithm [132]. In R2DWA an intermediate 
vector it is generated according to the second order noise shaping equation, and the algorithm 
then forces the selection vector s to take either ‘1’ or ‘0’ values, allocating ones to the qˆ  
elements for which it has smallest entries. 
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In this pseudo code description the function y=all_min(it,q) allocates ones to q elements in 
y corresponding to those for which it has smallest values. In practice this introduces a 
compression in the 2DWA transfer function which must also be used in the feedback. The 
mismatch shaping function of R2DWA and other restricted second order DEM algorithms is 
thus on the general form: 
 
( ) ( )( ) ( )( ) ( )22 21R DWA
H z
H z
g q g q H z
= + − ⋅  .    (117) 
 
The function H2(z) denotes ideal 2DWA shaping or H2(z)=(1-z-1)2, and g is a less than unity 
compression factor. The value of g depends on the input signal and the number of levels in the 
DAC: If the input signal is small or the number of levels high, g is close to unity and the 
DEM efficiency is near ideal second order shaping. Simulations in [132] as well as paper 4 
(Appendix 6) suggest a typical SMNR around 10dB worse than ideal 2DWA. 
 
4.3 Other Techniques 
 
Although DWA based rotation techniques were the breakthrough for DEM and 
consequently multi-bit DSM in hi-res applications, many publications have been made where 
the problem is attacked from a different point of view. This has led to some intriguing 
implementation approaches that are both more flexible and more hardware efficient than the 
rotation scheme in fig.50. In wide bandwidth applications it is desirable to use as low OSR as 
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possible and many bits in the REQ facilitates higher DSM processing gain for low OSR. 
Therefore the research activity in hardware efficient DEM techniques has been quite high. 
An alternative way to understand the distortion generated by DAC mismatch is to view it as 
spectral leakage of single element switching sequences. The DSM generates an M-level 
signal, which in a thermometer encoder is divided into M two-level switching sequences 
routed to separate 1-bit DACs. An example of the element switching sequences s0 to s7 in an 
8-level DSM DAC is shown in fig.53. Since the Fourier transform is linear, superposition 
gives that ΣSi(ω)=Q(ω). But if there is a weighting error in one of the elements the spectrum 
of its switching sequence will leak since: 
 
( ) ( ) ( )
( ) ( )1
0
            1  .
mis
M
i i
i
E Q Y
w S
ω ω ω
ω−
=
= −
= − ⋅∑       (118) 
 
 
Figure 53: Switching sequence for each element in a 3-bit DSM DAC 
 
This means that the objective of DEM switching is to ensure that in addition to signal 
preservation or Σsi= ˆ,q  every switching sequence si itself has a shaped spectrum. Figure 54 
shows the element switching sequences for the same input as fig.53 but now with DWA. A 
spectral analysis will reveal that every si has a spectrum consisting of a signal component and 
a first order shaped noise component. Thus DWA provides first order mismatch shaping. 
 
 
Figure 54: Switching sequence for each element in a 3-bit DSM DAC with DWA 
 
The obvious question poised by this approach to mismatch distortion and DEM is 
consequently: How do you ensure that every switching sequence is spectrally shaped while 
keeping their combined sum equal to the input? 
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For a general two-element switching cell as shown in fig.55, where a control signal c 
determines whether the inputs are sent directly through the cell or if they are swapped, the 
outputs are necessarily given by: 
 
1 2s s a b+ = +  .       (119) 
( )1 2s s c a b− = ⋅ −  .       (120) 
 
 
Figure 55: Two element swapper cell 
 
Solving (119) and (120) for s1 and s2 it is found that they can be expressed as: 
 
( ) ( )1 12 2
cs a b a b= + + −  .      (121) 
( ) ( )2 12 2
cs a b a b= + − −  .      (122) 
 
The property s1+s2=a+b implies signal preservation. A weighting error in s1 or s2 introduces 
a non-unity signal gain, but more importantly leakage of c·(a-b) to the output. This means that 
as long as c is a shaped sequence the leakage is also shaped. To generate a first order shaped 
control sequence c can be done with simple logic as described in Adams’ patent [133] used 
for Analog Devices converters. Higher order is much more complex, but the published 
R2DWA implementation is based on this type of swapper cells. Through induction it is found 
that ensuring all sequences are noise shaped requires for the swapper cells to be arranged in a 
complete swapping network like fig.56. 
 
 
Figure 56: Swapping cell network for DEM, B=3 
 
The “sum of shaped sequences” approach also led to an ingenious solution by Galton which 
significantly reduced the DEM complexity while maintaining high flexibility [134]-[136]. 
Both DWA and the swapper cell approach have O(M·log2M) complexity for the switching 
network, in addition to a O(M) complex thermometer encoder. Using a tree structure bit 
reduction logic, Galton reduced the thermometer encoder and DEM network to a single block 
just slightly above O(M) complexity. This facilitates the use of more elements in the DAC. 
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Figure 57: Data splitting and reduction for tree structure DEM 
 
Imagine that an input signal x is split into two sequences as shown in fig.57, where we have: 
 
( )
( )
1
2
1  ,
2
1  .
2
s x c
s x c
= +
= −
        (123) 
 
Since s1+s2=x this structure is signal preserving. A weighting error between s1 and s2 means 
that c leaks to the output, so again c being shaped means the error is shaped. With a few other 
restrictions this structure can be used in a logic reduction tree. Firstly; to ensure both s1 and s2 
are integers a restriction seen from (123) is that: 
 
even if  is even
odd if  is odd
x
c
x
⎧= ⎨⎩  .      (124) 
 
Furthermore; to enable bit reduction the outputs obviously have to be represented with less 
bits than the input, i.e. s1,2≤2B-1 for one bit reduction of a B-bit x. This is fulfilled as long as: 
 { }min , 2Bc x x≤ −  .       (125) 
 
(125) is fulfilled for any positive B given |c|≤1. A control signal satisfying both (124) and 
(125) for every sample instant n can thus be made within the restriction: 
 
[ ] [ ][ ]
0 if  is even
1 if  is odd
x n
c n
x n
⎧⎪= ⎨±⎪⎩
 .       (126) 
 
A simple modified 1-bit mod1 DSM can generate such a sequence that is also first order 
shaped, and can thus be used in a complete reduction tree with mismatch shaping. With a B-
bit binary input and a set of 2B two-level outputs where every output sequence si is first order 
shaped and Σsi=q, this structure with look like fig.58, showcasing a 3-bit example. 
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Figure 58: Complete reduction tree with first order mismatch shaping 
 
Galton also showed simple logic for restricted second order shaping [135], but found higher 
order than this difficult to keep stable. A modified approach was recently shown [137] where 
higher order shaping is used for the first few switching layers (then the switching block input 
is more than two bits and the restrictions on c can be relaxed), while second order shaping is 
used for the last layers. Note that only the block that generates c has to be replaced to change 
the mismatch shaping function. 
Most alternative (to DWA) algorithms are based on the sum of shaped sequences approach. 
One other that is noteworthy though not reviewed here, is the Schreier VQ-approach [138] 
 
4.4 Segmented Mismatch Shaping 
 
Even if DEM algorithms have become more efficient, a many-bit implementation will still 
be quite complex and chip area consuming. Especially for second order mismatch shaping this 
is true; at best a B-bit DAC will need 2B modulators in the DEM encoder. The routing of a 
unit element DAC with many levels is also complex. An intuitive way to solve this would be 
to split the DAC into two sub-DACs with separate DEM encoders as shown in fig.59. Of the 
B bits B0 LSBs are fed to the lower sub-DAC and the B-B0 remaining MSBs are fed to the 
upper sub-DAC. The MSB DAC must then have an element weight of 2B0 to give a correctly 
recombined output. The output is now sort of mid-way between thermometer code and binary 
code. A segmented DAC was first shown in 1979 [139], then without any DEM. 
With segmentation there are now two smaller DEM blocks and less routing to implement. 
But although the DEM encoders linearize the sub-DACs, mismatch between them is not 
shaped. How this affects the output can be seen by making a signal flow diagram as shown in 
fig.60. For simplicity the sub-DACs are assumed linear (in reality they are DEM linearized), 
and inter sub-DAC mismatch is modelled as a weighting error α≠1 in the LSB DAC. 
 
 
Figure 59: DEM and DAC segmentation 
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It is seen that splitting the data is equivalent to introducing a truncating quantizer and feed 
its truncated output to the MSB DAC. The truncation error is subtracted through the LSB 
DAC, meaning that this effectively acts as an error-compensation DAC. The MSB data is 
effectively right shifted by an amount equal to the number of bits shaved off – indicated by 
the 2-B0 gain element – which must be cancelled by a nominal MSB DAC gain of 2B0. Ideally 
the compensation DAC has unity gain, but because of mismatch it is in reality some random 
variable α, making the compensation non-ideal6. The output is: 
 
( )1y q eα= + − ⋅  .       (127) 
 
 
Figure 60: Equivalent signal flow diagram of segmented DAC 
 
If the truncation is e.g. 4-bit and α=0.999, it means 0.1% of a 4-bit quantization error leaks 
to the output. A 4-bit quantization error suppressed by 60dB gives a total ENOB around 14. 
This is clearly insufficient for very hi-res applications, and a proposed solution was given by 
Adams in 1998 [140] where he replaced the truncation with a dedicated Segmentation-DSM 
(SDSM). The SDSM replaces the truncation and shapes the leaking error as shown in fig.61. 
 
 
 
Figure 61: DEM and DAC segmentation with SDSM 
 
The number of bits in the SDSM REQ is B1. It thus scales the signal with a factor 2-(B-B1) and 
the nominal weighting of the MSB DAC must compensate for this. The output is now: 
 
( )1 SDSMy q eα= + − ⋅  .       (128) 
 
Since eSDSM is a shaped error the leakage caused by inter sub-DAC mismatch is also shaped. 
Conceptually this is very similar to the shaping of single element spectral leakage in a DEM-
encoded unit-element DAC.  
A disadvantage in replacing the truncation with an SDSM is that the peak error fed to the 
compensation-DAC grows in magnitude. With a truncator it is given that B=B0+B1 – as is 
evident from fig.59 – but when the REQ is situated inside a DSM the peak error increases. 
This means that the compensation-DAC needs more bits to accommodate a larger input 
swing. In his publication Adams used a first order error feedback SDSM with a (z-1) FIR 
NTF. Then eSDSM[n]=e[n]-e[n-1] and consequently ||eSDSM||∞=2·||e||∞. This means that the 
compensation-DAC doubles in size. 
                                                 
6 It is easily found that the variance of α is 2-B0 times the nominal LSB-level DAC mismatch. 
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Generally for an (z-1)N FIR NTF the peak gain is 2N, so in a unity STF SDSM it implies an 
N-bit increase of the compensation DAC. Generally ||eSDSM||∞=||ntf||1·||e||∞ and consequently – 
since Be=B-B1 – the compensation-DAC number of bits has to be at least: 
 
( )0 1 1B B B ntf≥ − ⋅  .        (129) 
 
This means that if B=8 and (z-1)2 mismatch shaping is desired throughout the system, the 
most efficient DEM segmentation will be with a 5-bit SDSM, leading to both B1 and B0 being 
5-bit signals. 
Although not utilized in any published implementations known to the author, it is fully 
possible to use conservative non-overloading IIR NTFs in the SDSM. Since it has less peak 
gain such an NTF gives less additional cost from increasing the order. What improvements to 
expect with non-overloading IIR SDSMs compared to the FIR SDSMs previously used, is 
investigated in the third publication (Appendix 5). It reveals that the complexity penalty from 
increasing the SDSM shaping order can be significantly reduced. 
Various structures for further DEM segmentation using SDSMs were investigated in the 
thesis by Steensgaard [141]. The most intuitive choice would be to just repeat the 
segmentation as is shown in fig.62. Steensgaard called this a “symmetrical tree structure” and 
he also explored “one-sided” and “asymmetrical” tree structures. Some are more efficient than 
others, but all create a DAC overhead that increases with the degree of segmentation. 
 
 
Figure 62: Two time DEM and DAC segmentation  
 
On a final note a segmented version of the Galton tree structure has also been published 
[142]. In this the reduction tree is asymmetric and it thus generates something between a 
binary and thermometer type code. It is not reviewed here, but does have the same advantages 
as the regular Galton reduction tree, i.e. that it does not require a separate thermometer 
encoder and improves the hardware efficiency. 
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Chapter 5   
 
Delta-Sigma and Dynamic DAC Errors 
 
 
In chapter two the main categories of DAC errors; the quantization error, static errors, and 
dynamic errors, were reviewed. The next chapter explored how DSM REQ can facilitate few-
bit or single-bit conversion with very low in-band quantization noise. It also showed benefits 
of using more than one bit, for instance that the in-band quantization noise can easily be made 
negligible while maintaining modulator stability. All multi-bit DACs have static non-linearity, 
but as the previous chapter reviewed DEM can be used to ensure very high resolution still. 
This leaves the class of dynamic or waveform type errors. Chapter two showed the nature of 
such errors, but without relating them to the DSM REQ. In a DSM converter the DAC input is 
a coarsely quantized and noise shaped sample sequence, the nature of which significantly 
affects dynamic error sensitivity. Since it is generally not possible to analytically derive the 
DSM output sequence, it is neither possible to analytically derive dynamic errors. Simplified 
estimates can however be made and this chapter reviews the development of such. 
 
5.1 Delta-sigma and Jitter Error Estimation 
 
Jitter was introduced in chapter two as a waveform error caused by deviations in the 
sampling instant. It stems from the digital audio interface as well as noise and parasitics in the 
clock regeneration and distribution circuitry. The jitter pattern can appear signal correlated, as 
sinusoids, as white noise, and as pink noise. It was established that the jitter error can be 
approximated with an area error model as shown in fig.63, and that the error PSD then is: 
 
( ) ( ) ( )21je d j
s
S S S
T
ω ω ω⎡ ⎤≈ ∗⎣ ⎦  .     (130) 
 
Here d is the differentiated DAC input. It is desirable to have prediction models for the jitter 
distortion in a DSM DAC, so that qualified choices can be made for the DSM design. 
Development of such prediction models were featured in the fourth paper (Appendix 6). 
 
 
Figure 63: Area error model for jitter distortion analysis 
 
To create a simple estimate of DSM DAC jitter distortion is most conveniently done 
through a frequency domain approach. As known the output sequence cannot be analytically 
derived, but we also know that in the frequency domain it approximates a spectrum consisting 
of a signal component and an independent shaped noise component. If the STF is unity in the 
signal band, the output PSD of the modulator can be expressed as: 
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( ) ( ) ( )
2
2
2
qe
q xS S NTF
σω ω ωπ≈ + ⋅  .     (131) 
 
The PSD of d or Sd(ω) is found through spectral differentiation: 
 
( ) ( ) ( ) ( ) ( ) ( )2 2  ,  12 q
defe
d dxS S dNTF dNTF e NTF
ωσω ω ω ω ωπ
−≈ + ⋅ = − ⋅i  . (132) 
 
The jitter estimate makes use of the total power of d. This is found by integrating the PSD 
Sd(ω) across the whole frequency range –π to π, or in other words find the spectral L2-norm: 
 
( ) ( ) ( )2 22 2 2
2 2
1 ,  
2q
def
d dx e dNTF H H d
π
π
σ σ σ ω ω ω ωπ −
≈ + ⋅ = ⋅ ∫  . (133) 
 
From the convolution theorem the power of ej in (130) has to be: 
 
2 2 2
2
1
je d j
sT
σ σ σ= ⋅ ⋅  .       (134) 
 
The cases of white random jitter and sinusoid sideband jitter were explicitly considered in 
the paper since these are most likely to cause audible distortion or noise7. If the jitter PSD is 
white, the jitter error PSD will also be white since it stems from convolution. This means that 
1/L of the total error power (134) fall in-band, and the in-band jitter noise power is: 
 
( )( )22 2 2 22 21ˆ j qe dx e j
s
dNTF
L T
σ σ σ ω σ= ⋅ + ⋅ ⋅⋅  .    (135) 
 
If the signal component is a sinewave with output normalized peak-to-peak amplitude A·2B, 
and ωx<<π so that Adx≈Ax·ωx, the in-band SJNR will be: 
 
( )
2 2
2
_
10
22 2 2 2
2
2
10 log
22
3
B
s in
B
x j
A
f L
SJNR
A dNTFω ω σ
⎛ ⎞⋅⎜ ⎟⋅⎜ ⎟≈ ⋅ ⎜ ⎟⎛ ⎞⋅ ⋅ +⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠
 .  (136) 
 
If the number of bits B is very large, e.g. in a hi-res LPCM converter8, the denominator is 
dominated by the signal term and jitter noise approximates that of ordinary sampling jitter 
[63]. With few bits the quantization error term dominates the denominator in (136), and the 
SJNR reduces by 6dB for each bit removed. Achieving hi-res performance is very difficult 
with few bits since the phase noise variance must then be extremely low. Figure 64 illustrates 
this by showing SJNRmax for varying numbers of levels assuming a peak input of -6dbFS 
(A=Amax=0.5). The NTF of the DSM REQ is also the same in all examples and designed 
according to Lee’s Rule. The input sampling frequency fs_in is 44.1kHz and the jitter 50psRMS. 
                                                 
7 Pink jitter noise is likely to be masked, and in this context in-band jitter sidebands behave the same whether 
they are correlated or uncorrelated. 
8 A non-modulating REQ will have an NTF of 1. 
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Figure 64: SJNRmax example, 50ps white jitter 
 
The figure compares SJNRmax according to the estimate with simulated SNR in a high order 
DSM DAC. For low OSR the quantization noise dominates the simulated error while for high 
OSR the performance is jitter limited. It is seen that with 50psRMS white jitter the DAC needs 
quite many bits to maintain hi-res audio performance. 
Sinusoid jitter leads to sideband distortion since convoluting the power spectral densities 
means discrete jitter components are multiplied with the spectral components in d, which 
include a signal component and shaped noise. If the signal x is sinusoid, straightforward 
multiplication through the angle sum and difference identities gives resulting modulation 
products at ωx±ωj with amplitude: 
 
( )
2 2
x j
je
s s
j x x jdA
A A A A
T T
ω ω ω± = ≈⋅ ⋅ ⋅⋅ ⋅  .     (137) 
 
No component in the quantization noise contains enough power by itself to create 
discernible modulation products with sinusoid jitter, so the total distortion approximates (137) 
and is equivalent to sampling jitter. Since convolution is linear, calculation of jitter noise and 
jitter sidebands from a composite jitter spectrum can be done separately before adding them 
together. Figure 65 shows simulated output spectra of a DSM DAC with sinusoid, discrete, 
and mixed jitter. It is seen that combining them does not affect the contribution of each. 
In conclusion jitter sideband distortion is not affected by the DSM, but to maintain high 
SNR in the presence of white PSD phase noise it must be many-bit or out-of-band noise must 
be removed while in discrete time. A switch-cap filtering DAC does the latter; and the 
differentiated PSD at the discrete-to-continuous interface – or SCF output – will be: 
 
( ) ( ) ( ) ( )
2
2
2
qe
d dx SCFS S d NTF H
σω ω ω ωπ≈ + ⋅ ⋅⎡ ⎤⎣ ⎦  .   (138) 
 
HSCF(ω) is the low-pass response of the switch-cap filter. The advantage of SC-filtering was 
assessed experimentally by Fujimori [53], but can also be estimated with the above method. 
As an alternative it is possible to explore other types of reconstruction than zero order hold. 
Hawksford suggested raised-cosine reconstruction [143], but due to the difficulty of a hi-res 
implementation it has not been seen in commercial applications to my knowledge. 
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Figure 65: Jittered spectrum with a) sinusoid, b) white and c) mixed jitter 
 
5.2 Delta-sigma and Switching Error Estimation 
 
In chapter 2.7 it was established that the error waveform or ISI generated by switching 
errors eon and eoff in a DAC, can be approximated using an area error model: 
 
[ ] ,  0,  0n on nISI n off n
d e d
e n
d e d
⋅ ≥⎧≈ ⎨ ⋅ <⎩
 .      (139) 
 
It is seen that this error is proportional to d and scales with either eon or eoff depending on 
whether d is positive or negative. Thus eon=eoff means that eISI is a linear product of d and the 
ISI is benign. On the other hand, if eon≠eoff the error waveform is asymmetrical around d=0 
and in other words constitutes a non-linearity. 
Just like the jitter error approximation, the ISI error approximation is based on superposition 
of spectral components in the differentiated DSM output, as given by the additive noise 
model. Assessing first the signal component: The assumption xn=A·cos(ωxn) and ωx<<π gives 
that dn≈-A·ωx·sin(ωxn), and (139) can thus be rewritten to: 
 
[ ] ( )( )
sin ,  0      
.
sin ,  2     
x x off x
ISI
x x on x
A n e n
e n
A n e n
ω ω ω π
ω ω π ω π
⋅ ⋅ ⋅ ≤ <⎧⎪≈ −⎨ ⋅ ⋅ ⋅ ≤ <⎪⎩
  (140) 
 
Since (140) is infinite and periodic in ωxn=2π its Fourier series can be developed, which 
was showcased in analysis by Clara et al. [79] and results in even harmonic spectral 
components with amplitude: 
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( )
2
 , 2, 4,6...
( 1)( 1)
            0                    , otherwise  
x
off on
k x
ISI
e e
A kA k kω
ωπ⋅
⎧ ⋅ − ⋅ ⋅ =⎪≈ ⎨ + −⎪⎩
 .    (141) 
 
Paper four extended this analysis to also assess the impact of the shaped quantization noise 
component edsm. As is known either eoff or eon multiplies with d depending on whether or not 
its instantaneous value is above or below zero. A time sequence of edsm can again not be found 
analytically, but finding its sign means subjecting it to 1-bit unshaped quantization. 1-bit 
unshaped quantization of a shaped noise sequence effectively renders it white, and whether 
eoff or eon multiplies with d is thus something given by a random process with a white PSD. 
Since the NTF has zeros at DC this process can be assumed zero-mean and its total power is 
approximately |eoff–eon|2. The expression for the approximate total power of d is already 
known – see (133) – and the total ISI error power is follows from it:  
 
( ) ( )2 222 2 2112ISI d off on off one e dNTF e eσ σ= ⋅ − ≈ ⋅ −  .     (142) 
 
Since the sign sequence is approximately white, it means the ISI error it produces is also 
approximately white. In-band noise power is therefore 1/L of the total noise power, and in-
band SSNR disregarding distortion from the signal component is thus approximately: 
 
( ) ( )
2 2
2
_
10 22
2
2
10 log 2
3
B
s in
off on
A
f L
SSNR
dNTF e eω
⎛ ⎞⋅⎜ ⎟⋅⎜ ⎟≈ ⋅ ⎜ ⎟⋅ −⎜ ⎟⎝ ⎠
 .   (143) 
 
With a constant element on-error -eon and off-error eoff, the SSNR increases by 6dB per bit 
since the switching activity caused by the differentiated DSM noise remains constant while 
the maximum signal swing increases proportionally. 
 
 
Figure 66: Simulated spectrum, 10ps switching asymmetry 
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Figure 66 shows a simulated output spectrum from a DSM DAC with asymmetric 
switching. The switching error area in this simulation is calculated from linear slewing and a 
rise-time and fall-time asymmetry of 10ps. The grey trace is the ideal DSM output and the 
black trace is the DAC output. Harmonic signal distortion components estimated from (141) 
are shown as markings, and as seen all are buried in the noise floor. Switching asymmetry can 
thus be approximated as a white error with an error power estimated from (142). 
Comparisons of this estimate with performance simulations give the result of fig.67. The 
bottom to top trace shows 7-level to 255-level DACs with the same relative element switching 
error; that is linear slewing with 10ps rise-time and fall-time asymmetry in every element. For 
low OSR the quantization noise dominates, while for high OSR the ISI limits performance. 
Results are now shown for the 2-level DAC since the ISI models were made to facilitate DEM 
and thus had to be multi-level, but can obviously be expected to be worse.  
 
 
Figure 67: Simulated SSNRmax example, 10ps switching asymmetry 
 
As seen the simple estimate matches the simulated performance very well when the latter is 
limited by switching asymmetry. It should be noted though that like the others this estimate is 
based upon simplified approximations. Notably the additive noise model is used, but also the 
sign sequence – and from it the error sequence – is assumed to have a white PSD.  
 
 
Figure 68: Simulated ISI error spectrum 
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Figure 68 shows the extracted error spectrum from the simulation used in fig.66. As can be 
seen the error is in reality not entirely white but contains some residuals of the signal and out-
of-band noise components. Nonetheless the estimate gives a good prediction of the SSNR. 
Note also that just like for jitter distortion it will be advantageous to use a many-bit system. 
With DEM the switching activity is quite different, which is clearly seen from fig.51 as well 
as fig.54. Assuming DWA is used, (108) and (139) gives the following relation between the 
DSM output time sequence and the switching error: 
 
[ ] [ ] [ ] [ ] [ ][ ]( ) [ ]( ) [ ] [ ]
ˆ ˆ ˆ ˆ1                         ,  1
ˆ ˆ ˆ ˆ1    ,  1
on off
ISI
on off
q n e q n e q n q n M
e n
M q n e M q n e q n q n M
⎧ ⋅ − − ⋅ + − ≤⎪= ⎨ − − ⋅ − − ⋅ + − >⎪⎩
 . (144)  
Evaluating first the signal component – i.e. assuming q[n]=A·sin(ωxn) where ωxn<<π – it is 
found that the ISI error will be: 
 
[ ]
( ) ( )( )
( )( ) ( )
sin sin 1  ,  0
2 2
sin 1 sin ,  2
2 2
x on x off x
ISI
x on x off x
M MA n e A n e n
e n
M MA n e A n e n
ω ω ω π
ω ω π ω π
⎧ ⎛ ⎞ ⎛ ⎞+ ⋅ − + − ⋅ ≤ <⎜ ⎟ ⎜ ⎟⎪⎪ ⎝ ⎠ ⎝ ⎠= ⎨⎛ ⎞ ⎛ ⎞⎪ − − ⋅ − − ⋅ ≤ <⎜ ⎟ ⎜ ⎟⎪⎝ ⎠ ⎝ ⎠⎩
 . (145)  
 
Just like without DEM, eon=eoff means that eISI is a linear function of the signal. Fourier 
series development of (145) – also shown in [79] – results in even harmonics with amplitude: 
 
( )
2
 , 2, 4,6...
( 1)( 1)
            0                , otherwise  
x
off on
k
ISI
e e
A kA k kω π⋅
⎧ ⋅ − ⋅ =⎪≈ ⎨ + −⎪⎩
 .    (146) 
 
To develop a spectral estimate for the additional in-band noise that is caused by asymmetric 
switching of edsm, would be difficult since (144) spectrally constitutes a non-linear filter. But 
as simulation shows in fig.69; harmonic distortion is very dominant, and is clearly the limiting 
performance factor in the sense that asymmetric switching makes the SFDR unacceptable 
long before the SNR. Estimation of additional in-band noise was consequently not pursued. 
 
 
Figure 69: Simulated spectrum, 10ps switching asymmetry, DWA 
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It is seen that although the estimate (146) only predicts even harmonics there are also some 
weaker albeit clearly visible odd harmonics, which are not predicted by the signal analysis nor 
mentioned in [79]. Remember that the estimate (146) only assesses the signal component and 
does not take into account that the DAC input is generated by a DSM. The odd harmonics are 
probably caused by edsm in reality not being independent of the input, although the additive 
noise model assumes it is. So in addition to causing switching noise the DSM error will also 
make asymmetric switching cause some odd harmonic content. 
 
 
Figure 70: Simulated spectrum of LPCM DAC with DWA 
 
Figure 70 shows the output spectrum of a DWA DAC with asymmetric switching, but 
instead of a DSM REQ the DAC input is now generated by a TPDF dithered 12-bit LPCM 
REQ. The switching asymmetry is significantly increased to make the distortion clearly 
visible in the spectrum. As seen odd harmonics are now not present and simulations give a 
distortion matching the estimate in (146) and [79]. Although a DSM REQ causes the 
distortion to also contain some odd harmonics and additional in-band noise; the ISI error with 
DEM is still dominated by even harmonics and (146) will accurately predict the SFDR. 
 
 
Figure 71: Simulated spectrum, 10ps switching asymmetry, R2DWA 
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With higher order DEM it is not possible to derive the switching sequence and it would 
therefore be extremely difficult to create good estimates for switching asymmetry distortion. 
Simulations do show that the ISI error will be dominated by in-band switching noise and a 
strong second-harmonic component as seen in fig.71. The SFDR is approximately 10dB better 
than with first order DEM, and the harmonic spectrum is more benign. Thus second order 
DEM will be superior over first order also to reduce ISI distortion. 
 
5.3 Techniques for Reducing Dynamic Errors 
 
Back in the 1980s when 1-bit delta-sigma was the dominating design paradigm for high 
resolution audio converters, it was quickly acknowledged that switching errors would be a 
limiting factor for the performance [49]. Investigation into techniques to reduce this problem 
followed shortly thereafter. 
 
5.3.1 Return to zero 
 
A solution that was soon proposed for this was the same that is often used to eliminate ISI 
in digital transmission channels, namely return-to-zero switching. An RZ DAC simply resets 
every element within each sample, creating an output waveform as shown in fig.72. 
 
 
Figure 72: Return-to-zero waveform 
 
The elements are switched on for a given fraction of the sample period α<1. Now, 
regardless of the value of the input sample, a number of elements equal to this value are 
turned both on and off within one sample period. This means the error expression reduces to: 
 
[ ] [ ] ( )ˆISI off one n q n e e= ⋅ − .       (147) 
 
Now the ISI error is a linear function of the input also if switching is asymmetric, meaning 
that it is benign. Thus ISI is eliminated fully, as long as the settling is complete. But even 
though ISI is eliminated, RZ switching does have some major disadvantages. 
Since the sample period must be divided into a reconstruction phase and a reset phase, 
internal clock speeds must be higher than the sampling rate. There are also high frequency 
components produced at the output, which may fold down due to non-linearities and 
insufficient filtering. Switching losses are increased and the output power reduced by a factor 
α2 for a given element current. But most importantly; since the output resets to zero for each 
sample, the RZ DAC is highly sensitive to random clock jitter. Assuming instantaneous jitter 
values at nT and (n+α)T are uncorrelated random values, the jitter error PSD is approximately: 
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We know that [ ] [ ]( )ˆ / 2q n M Q x n= +  and thus its DTFT is: 
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If the jitter is white we have from (148) that the error is also white, with in-band power:  
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and the integrated PSD or spectral L2-norm of qˆ  is found to be: 
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This results in an SJNR for sinusoidal input signals that is given by:  
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Figure 73 shows SJNR estimates and SNR simulations of a RZ DAC with duty-cycle α=0.8. 
It is seen that for a 2-level DAC the sensitivity to random jitter roughly doubles since there 
are two jittered edges instead of one and signal power is reduced by α2. With many levels the 
waveform is always reset from mid-scale to zero, which dominates the jitter error area and 
means that the first term dominates the denominator in (152). The SJNR will then not increase 
as the number of levels is increased. This implies that RZ switching makes the use of many-
bit DACs pointless, which is confirmed by the simulated jitter performance. 
RZ switching might on the other hand be advantageous for low frequency sinusoidal jitter, 
since the instantaneous jitter values j(nT) and j((n+α)T) are then very similar in amplitude. 
This means that the area error from switching on is nearly cancelled by the area error from 
switching off. An approximation for sideband distortion with RZ can be derived identically to 
the NRZ case and is found to be: 
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2 2
x j
j
j j
e
s s
x dj xA
A A A A
T T
ω ω ω α± = ≈⋅ ⋅ ⋅ ⋅⋅ ⋅  .    (153) 
 
There is also a distortion component at ωj due to mixing with the offset. Since the offset is 
M/2 its amplitude will be as given in (154). 
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Figure 73: SJNRmax, 50ps white jitter and RZ DAC 
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Actually the susceptibility to low frequency sinusoidal jitter is somewhat improved with RZ 
switching compared to NRZ, but since the sensitivity to white or wide-band jitter is so high 
RZ is only really usable for 1-bit DSM DACs. 
 
5.3.2 Dual return-to-zero and time interleaving 
 
Since traditional RZ switching ruins the gain in jitter sensitivity from using multi-bit DSM 
conversion, developers and researchers quickly ventured into research on methods for ISI- 
elimination that preserve the output waveform. Adams proposed a variation called dual-RZ, 
which he introduced with the same innovative DAC design that also introduced segmented 
DEM [140]. Dual-RZ was described closer in a subsequent JSSC publication [144]. The 
design uses two RZ sub-DACs clocked in opposite phase and sums their outputs to form a 
replica of the input waveform as shown in fig.74. 
If each sub-DAC element is associated with a turn-on error –eon and a turn-off error eoff, the 
combined error from the two RZ sub-DACs becomes: 
 
[ ] [ ] ( )ˆ2ISI off one n q n e e= ⋅ ⋅ −  .       (155) 
  
This means that ISI is eliminated as long as settling is complete, and the two sub-DACs are 
driven by the same clock signal. If they are, any deviations in the clock transition will affect 
both identically and the reproduced waveform is an input waveform replica as shown in the 
figure regardless of jitter. The jitter sensitivity is thus the same as for an ordinary NRZ DAC. 
Disadvantages with this scheme include it requiring two RZ DACs meaning it has double the 
complexity and even higher switching losses. Additionally, synchronization of the two sub-
DACs will be very critical to the final reproduced waveform and the converter’s performance. 
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Figure 74: Dual-RZ waveform 
 
Another approach, that was first proposed by Steensgaard [141] and in a variation used for a 
more recent high-speed DSM DAC design [145], is DAC time-interleaving. Straightforward 
sample-interleaving cannot be used since mismatch between sub-DACs then produces output 
distortion. But this can be dealt with by modifying the DEM scheme [145] or by interleaving 
in such a way that both sub-DACs contribute equally to every sample, shown in fig.75 [141]. 
 
 
 
Figure 75: DAC time-interleaving, a) functional diagram, b) waveform 
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In this approach the sub-DACs are not RZ, but they are allowed to settle before they are 
connected to the output. This means that the sub-DACs can be slow and their dynamic 
behaviour sluggish without it affecting the output waveform. The dynamic behaviour of the 
output switches will on the other hand affect the waveform and may cause ISI distortion. Its 
transitions are shown as dotted lines in the figure. The design is however much improved over 
regular NRZ since it is much easier to control the switching behaviour of a single output 
switch than a score of DAC elements. An implementation suggestion is featured in [141]. 
 
5.3.3 Semidigital filtering DAC 
 
Back when the norm was to use 1-bit DSM REQs, several ways to improve the jitter 
performance were explored and one of the more useful proposals was the semidigital filtering 
DAC [146]. By arranging several DAC elements as coefficients in a semidigital FIR filter, a 
multi-level output signal could be created where mismatch did not affect the DAC linearity. 
This concept is shown in fig.76. 
 
 
Figure 76: 1-bit DSM REQ with semidigital filtering DAC for multi-level output 
 
With N equally weighted sub-DACs the filtering DAC has a sinc(Nω) low-pass response 
meaning it suppresses out-of-band noise. As long as L>N where L is the OSR, the in-band 
gain approximates N meaning that y is in practice an N-level signal. Mismatch between the 
sub-DACs will not lead to distortion as is the case in a regular multi-bit DAC, but will 
compromise the low-pass function HDAC. Generalized the output is approximately: 
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HDAC(ω) is the semidigital DAC’s frequency response. The SJNR is now approximately: 
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Although it alleviates wideband jitter problems, a filtering DAC does not prevent problems 
inherent in the 1-bit DSM REQ such as poor stability, limited input-range, idle-tones and 
noise power modulation. But as should be clear by now; with a high OSR the DSM only 
needs quite few levels to render REQ quantization noise and related issues negligible. The 
reason it is desirable to use many levels is primarily to alleviate wideband jitter problems. In 
the fourth paper (Appendix 6), the combination of a few-level DSM REQ and a semidigital 
filtering DAC to create a many-level and relatively jitter-immune output, was explored as an 
alternative to a many-level DSM REQ with segmented DEM. 
 
 
Figure 77: Multi-bit DSM REQ with semidigital filtering DAC 
 
As seen in fig.77 the DSM is now M-level and N sub-DACs are implemented for an 
effective (M·N)-level output signal. Furthermore the DAC weights are generalized since 
windowed weighting of the sub-DACs gives better out-of-band suppression and thus better 
SJNR than equal weighting. It is shown in the paper how mismatch compromises the DAC 
transfer function so that its expected response is: 
 { }( ) ( ) wDAC ideal eE H e H e Nω ω σ= + ⋅i i .    (158) 
 
Where σew is the mismatch error as given in (101). Simulations in the paper show that a 
DSM REQ with second order DEM and a hann filtering DAC where M=15 and N=17, 
performs better than a segmented second order DEM DAC with M=255 in the presence of 
50psRMS white jitter and 1% RMS mismatch at the 255-level LSB weight. What is the best 
choice depends on whether mismatch (with DEM) or jitter is expected to be the limiting factor 
for the final SNR. If jitter noise dominates the semidigital filtering DAC is the better choice, 
while if mismatch noise dominates the segmented DEM DAC will be the better choice. 
 
5.3.4 Pulse Width Modulating DAC 
 
Pulse width modulation is a way to represent a signal as a two-level waveform. While PCM 
represents the input as amplitude quantized codes, PWM represents input amplitude samples 
as corresponding pulse widths in a periodic waveform. PWM was conceptually described in 
1933 by Bennett [147], its use in audio amplification suggested in 1965 by Josephson [148]. 
PWM amplification is attractive because two-level signals facilitate Class-D (switching) 
amplifiers with very high efficiency [148]. Research has also diverted into digital PCM-PWM 
conversion for use in DACs [150] and high output power “digital” amplifiers [151].  
Figure 78a) shows the conversion of an analog signal to PWM, typically referred to as 
Natural PWM (NPWM). The PWM waveform is obtained by comparing the input to a 
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reference carrier in an analog comparator. The carrier is periodic with frequency fc and one 
output pulse is generated per period with a width proportional to the input amplitude at the 
crossing point. Thus NPWM is “time sampling” at the crossing point. To avoid multiple 
crossing points the slew rate of the carrier must always be higher than the signal. From this it 
is required that fc>fx·π for a full-scale sinusoid x. The PWM spectrum will consist of a signal 
component, a carrier component and modulation products. The input is reconstructed by low-
pass filtering after the switching amplifier. For good reconstruction, i.e. high suppression of 
the carrier component and modulation products, it is common that fc>>fx ·π. 
 
 
Figure 78: a) Analog PWM modulation b) Digital PCM-PWM conversion 
 
Conversion of PCM to PWM is done similarly, and illustrated in fig.78b). The input sample 
is held throughout its sample period at one input of a digital comparator. The reference carrier 
at its other input is generated by a counter. The counter resets at an interval Ts and must count 
from 0 to 2B-1 between each reset so that any PCM input sample value can be given a digital 
PWM representation. This means 1-bit PWM samples are generated at a rate 2B·fs, which for 
24-bit 96kHz audio equals 1,600GHz. Analogously, the PWM time resolution corresponding 
to 24-bit PCM amplitude resolution is 0.6ps. This is obviously not feasible to implement so 
the input must be requantized first. In “digital amplifiers” for audio it is common to use an 8-
bit DSM REQ with an OSR of 8 [152] for a more manageable PWM sample frequency of 
~200MHz. The requirement for timing accuracy is however unchanged since jitter in the 
PWM waveform is not shaped by the DSM. Unsurprisingly the jitter susceptibility is 
comparable to a two-level RZ DAC since PWM is in essence a two-level RZ waveform. 
Another major issue in PWM amplifiers with digital modulation is PCM-PWM distortion. 
Input sample n is held by the comparator from nTs to (n+1)Ts and resampled at a time instant 
depending on its value. This happens along a “time grid” given by Ts/2B, but if the resolution 
is reasonably high it can be approximated as continuous in time. It is then called Uniform 
PWM. Not unexpectedly, the hold error will fold down into the signal band upon resampling 
and since the resampling instant is signal dependent it will also cause harmonic distortion 
[153]. How the hold error changes the PWM pulse width compared to ideal reconstruction is 
illustrated in fig.79. Since only the value at the crossing point is sampled, it is possible to use 
algorithms for signal-dependent interpolation to approximate the ideal reconstruction case. 
Goldberg and Sandler did important early work on this [154] and a comprehensive treatment 
of several approaches and algorithms is given in Nielsen’s PhD-thesis [155]. 
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Figure 79: UPWM error 
 
The observant reader will have noted that a switching amplifier can work on any two-level 
bit-stream, so why not just use a 1-bit DSM REQ which is much more linear than a PCM-
PWM conversion? The answer to this is switching losses. With high OSR and high and 
irregular switching activity, the DSM bit-stream in its basic form is not very suitable to drive 
high power Class-D amplifiers. Likewise, PWM due to its two-level representation and high 
jitter susceptibility is not very suitable for high resolution small signal DACs. The research 
effort into eliminating the weaknesses of both has however led to some convergence, and 
through new techniques both high-power switching amplifiers based on DSM and hi-res 
DACs based on PWM have been reported.  
“Digital amplifiers” based on 1-bit DSM commonly use quantizer hysteresis [156]-[157] to 
reduce the switching activity, while some recent hi-res converters have used innovative PWM 
variations to reduce dynamic errors in multi-bit current DACs. Doorn et al. showed a design 
using PWM in combination with a semidigital filtering DAC to reduce jitter problems [158]. 
Each DAC element is fed by a two-level PWM stream making it ISI free, and to avoid PCM-
PWM distortion the PWM modulation is done inside the DSM loop. Rueger et al. also 
showed a solution [159] using several time-interleaved PWM DAC “slices” to control the 
switching errors and limit the switching activity. The “slices” consisted of semidigital DACs 
to improve jitter performance. 
Reefman et al. showed an ingenious utilization of PWM in a 2003 publication [160], where 
it is used to eliminate both mismatch noise and ISI while retaining jitter susceptibility at the 
same level as an ordinary NRZ DAC. In this design each element is PWM modulated and all 
are used equally regardless of input value. The PWM makes the elements ISI free by ensuring 
they are switched on and off once every sample, and using them all equally regardless of input 
value eliminates mismatch distortion. By time-interleaving the PWM modulation within the 
sample period, the combined output of the current elements equal a normal PCM staircase. 
This is illustrated in fig.80. Note that the PWM modulation works in modulo fashion so that 
the active period is rotated when exceeding a sample period. 
This algorithm does have a few disadvantages. Firstly, the clock frequency of the PWM 
logic needs to be fs·OSR·2B which limits the number of bits in the REQ (and makes it 
unusable for wide bandwith applications). Also to keep the switching activity constant, the 
REQ output can only change by ±1 from one sample to the next. Reefman et al. used a limiter 
inside the DSM loop to force this, but preserving stability then mandates a conservative NTF. 
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Figure 80: PWM-based algorithm used by Reefman et al. to eliminate mismatch and ISI 
 
A possibility that wasn’t explored by Reefman et al. is to use this algorithm in combination 
with a semidigital filtering DAC. If the DSM REQ and PWM modulated sub-DACs were 
chosen to be e.g. 5-bit at OSR=128 (for a PWM clock of 400MHz at 96kHz fs_in), and 32 sub-
DACs were arranged as a hann-weighted semidigital FIR filter, that would make the DAC 
highly jitter insensitive and immune to both ISI and element mismatch. For a “super hi-res” 
implementation this would appear as a very attractive design approach. 
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Chapter 6   
 
Conclusions and Further Work 
 
 
6.1 Conclusions 
 
Having digested the five chapters and the overview they give, the reader should be able to 
assess the challenges and evaluate the results of data conversion design for high resolution 
audio. It should also have provided the fundament necessary to evaluate the five papers, 
which deal more specifically with some of the issues that have been presented. 
The development of state-of-the-art performance in hi-res audio DACs is illustrated in table 
2, listing some key silicon-proven publications. Unfortunately, the relatively low number of 
published silicon-proven DACs for hi-res audio makes it difficult to produce a survey or 
performance chart akin to those used for general purpose ADCs [167]. This situation is 
complicated by published measurements often being made under differing conditions, like 
signal frequency, amplitude, and frequency weighting. It would in the author’s opinion be 
helpful if designers more strictly adhered to the AES17-1998 measurement standard [168]. 
The publications in table 2 are selected for having reasonably comparable measurements, and 
also for illustrating the change of design paradigms: The earliest converter is LPCM and then 
it moved to (1-bit) DSM, later with switch-cap filtering. In the late 90s multi-bit DSM took 
over for 1-bit, whereas current-mode DACs superseded switch-cap in the early 2000s. State of 
the art performance has steadily increased, as has efficiency quantified by the FOM [167]: 
 
2 2ENOB bfFOM
P
⋅=  .      (159) 
 
The ENOB is calculated from the SNDR using the 6dB per bit rule, fb is the measurement 
bandwidth and P is the power dissipation in watts. (A) means measurements are A-weighted. 
 
Table 2: Performance development, selected silicon-proven hi-res audio DAC publications 
Publication Topology SNDR 
@FS 
Power 
pr.ch. 
Meas. 
bandwidth fb 
ENOB FOM 
(×109) 
[163] (1986) 16-bit LPCM current-divider 95dB 400mW 20kHz (A) 15.5 4.63 
[164] (1987) 1-bit DSM, CT CMOS buffer 90dB 150mW 20kHz 14.7 7.10 
[165] (1991) 1-bit DSM, SC DAC 102dB 375mW 20kHz (A) 16.7 11.4 
[53]   (2000) Multi-bit DSM, SC DAC 102dB 155mW 20kHz (A) 16.7 27.5 
[132] (2000) Multi-bit DSM, SC DAC 100dB 100mW 20kHz (A) 16.3 32.3 
[166] (2000) Multi-bit DSM, I-DAC 108dB 111mW9 20kHz (A) 17.6 71.6 
[56]   (2001) Multi-bit DSM, I-DAC 112dB 125mW10 20kHz (A) 18.3 103 
[160] (2003) Multi-bit DSM, PWM hyb.I-DAC >110dB11 75mW 20kHz (A) >18.0 >140 
 
In pursuit for higher resolution still, the designer will have to address all problems dealt 
with in this thesis. The methods and results presented should make this task easier. 
                                                 
9 Estimated from data sheet for Texas Instruments PCM1738 
10 Estimated from data sheet for Texas Instruments PCM1792 
11 Limited by resolution of measurement instrument [158] 
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The work conducted for the first paper was based on extensive simulations and evaluation 
using Matlab. Four different DSM models were written, including a first order, third order, 
fifth order and a trellis noise shaping modulator. Their baseband noise power as a function of 
the input level was simulated by stepping the input and doing a new simulation run for each 
step. To ensure high enough resolution, each simulation run was 221 samples long and a total 
of 212 input levels were simulated for each DSM. These included simple fractions of the 
quantization step to provoke the modulators’ idle-tone behaviour. Results show that even if it 
is high order, a DSM without TPDF dither will have noise-power modulation, but for multi-
bit high order modulators it is likely to be negligible compared to circuit noise. Both the third 
order and the fifth order 1-bit DSMs – the latter being Sony’s proposed design for DSD – did 
however exhibit noise power modulation that will subjectively impede state of the art 
performance. From these results it is tempting to conclude that SACD or other 1-bit formats 
will make it very difficult to achieve full transparency, whereas LPCM that in theory is 
infinitely scalable would be preferable as a raw storage format also in the future. 
The research for the second paper was initiated after an e-mail exchange with Peter Kiss, 
main author of the paper “Stable High-Order Delta-Sigma DACs” in TCAS-I [161]. His paper 
argued for EF modulators being intrinsically more stable than OF modulators, and how a high 
order multi-bit EF DSM could be designed with guaranteed stability whereas an OF DSM 
could not. This was found to contradict the conclusions in Kenney and Carley’s paper on 
multi-bit DSM design [123], where the non-overload approach was first introduced. It was 
found that the cause for the disparaging conclusions between the papers of Kiss and 
Kenney/Carley was that the former used OF-modulators implemented as modN basic 
structures (fig.32). Such a DSM does of course not have a unity STF and it was the STF that 
caused inferior stability. After some further correspondence a paper was written that clarified 
and extended the non-overload theory, proving the equivalency of OF and EF modulators and 
now also including truncating quantizers, quantizers with offset and any IIR NTF. The work 
was again done in Matlab and the model library extended with general model files for any 
modN DSM, having selectable N and quantizer functions. 
During an excellent course on delta-sigma at the EPFL in Lausanne Switzerland, Robert 
Adams in his lecture presentation showcased the advantages of segmented DEM exemplified 
through his high-end design [140], and argued for a first order SDSM as preferable. A little 
later a new TCAS paper, “Multibit Delta-Sigma Modulator with Two-Step Quantization and 
Segmented DAC” [162], also discarded the use of a second order SDSM for mandating two 
extra bits in the compensation DAC. The work done on the non-overload method for the 
second paper made it clear that it would be applicable here and could be used to design more 
optimal segmentation modulators. IIR SDSMs were designed and analysed in Matlab and it 
was found that a very conservative NTF would lessen the complexity penalty by moving to 
second order to less than half. Using second order segmentation modulators was also found to 
be hugely advantageous with regards to tones. According to Steensgaard’s thesis ([141] 
pp.174-175), Adams previously argued that tones in the SDSM would not be a problem 
because its input contained a strong shaped noise component. In his thesis Steensgaard 
repudiates this claim and simulations done for paper III confirm his reasoning. Matlab models 
for mismatch DACs with various selectable DEM algorithms and SDSMs were developed in 
the making of this publication. 
The fourth paper was motivated by the difficulty in finding any good documentation for the 
relationship between the DSM and jitter performance. In numerous publications one can read 
arguments in favour of multi-bit modulation because of jitter concerns, or that moving from 
switch-cap to current-steering DACs increases the jitter problem. However it has been 
difficult to find quantified assessments, showing how or by how much the jitter susceptibility 
changes when the number of bits, the NTF, or the oversampling ratio is altered. This paper set 
out as a general study on the relationship between the DSM and jitter errors, but was later 
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extended to consist of a more general analysis, also evaluating mismatch errors and ISI errors. 
A range of Matlab models were built for DEM DACs, jittered DACs, and DACs with 
switching errors, and simplified estimates – that are also shown in chapters 4 and 5 – were 
developed based on spectral analysis with the additive noise source REQ model. The paper 
provides estimation methods that should make it easier to predict the distortion caused by 
circuit non-idealities when designing a DSM converter, or predict e.g. how many bits will be 
necessary to reach a target SJNR, given a certain amount of jitter. It also clearly shows how 
advantageous it is to use multi-bit REQ and clarifies common confusions, e.g. surrounding 
DSM DACs and their susceptibility to different jitter types. The reader should perhaps in 
particular note how jitter sideband distortion will not be affected by the number of bits or the 
NTF of the modulator, whereas white jitter noise to a great deal will. 
The fifth paper extends on the fourth to investigate some proposals using the simplified 
estimation methods. The objective was to find a “jitter optimal” DAC within certain 
complexity constraints. Semidigital filtering DACs have previously been used to improve the 
jitter performance of 1-bit converters, in this paper it was proposed to combine a multi-bit 
DSM and DEM with a semidigital multi-bit DAC. The imposed complexity constraint was 
that the DAC should have 255 levels. An 8-bit DSM REQ followed by a segmented DAC 
(with a 2.order SDSM) was compared to a 15-level DSM REQ followed by 17 15-level sub-
DACs arranged as a semidigital filter. It was confirmed that with proper weighting the 
semidigital DAC would have significantly better jitter performance than the segmented DAC, 
with the bonus that the complexity overhead caused by the SDSM and larger DEM network is 
removed. This topology proved superior with regards to jitter susceptibility, and is 
recommended to pursue if jitter noise dominates the error budget. In a high-OSR converter for 
audio it would be a viable approach to achieve very high resolution. In wider bandwidth low-
OSR delta-sigma converters it will not be applicable. 
 
6.2 Proposals for Further Work 
 
When this project was initiated, the original intention was to create a chip prototype of a 
very high resolution audio DAC and base the Ph.D. thesis on measured results. It however 
became clear after a while that this would be very difficult to achieve. That acknowledgement 
mainly came from Nordic not having any audio converters in their existing portfolio, and the 
data converter group not having prior experience with delta-sigma or hi-res converter design. 
It meant that everything would have had to be made from scratch and with me having no prior 
design experience it was decided that this plan involved a much too high risk of failure. It was 
subsequently scrapped and instead the research was directed towards making simulation-
based publications, covering topics of interest and where existing published conclusions were 
lacking or unclear. The idea then was to build a general knowledge base and a simulation 
model library for future design of audio or delta-sigma converters. 
Even though the Nordic data converter team was dissolved, future pursuit or continuation of 
this project would logically follow that intended path; implementing prototypes and 
eventually converters based on the knowledge and the methods developed in this thesis and in 
the papers. If I had one more year to complete my degree, a chip implementation would be the 
natural step forward and I would propose for a possible successor to embark on this. Then the 
estimation methods could be confirmed by measurements in addition to simulation results, 
and the high-level models could be compared with physical implementations of the most 
promising architectures. It would in particular be interesting to see if the segmented DEM 
DAC with improved segmentation, or if the combination of a multi-bit DSM and a semidigital 
FIR DAC, could be used to advance state of the art beyond that shown in Table 2. 
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Appendix 1  
 
Frequency Analysis 
 
 
Throughout this thesis, frequency domain simulations are done in the sampled domain. For 
discrete time signals the DTFT is used to find a continuous spectrum. 
 
{ } [ ]( )def ns
n
DTFT x X x n e ωω ∞ −
=−∞
→ = ⋅∑ i  .    (160) 
 
The DTFT gives an infinite periodic spectrum. In a real-world simulation scenario, an 
infinite length sample sequence is generally not available. Assuming the available sample 
sequence to be of finite length L, its DTFT is: 
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Still the transform is not usable for computer simulation since ω is a continuous variable. 
The intuitive way to obtain an equivalent fully discrete transform is to sample the DTFT 
spectrum: 
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Assuming the available sequence is at least as long as the sample set, i.e. L≥N, the N-point 
DFT can be defined as: 
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If L<N the sequence must be zero-padded to do an N-point DFT, this is not the case for any 
simulations for this thesis. Direct calculation of the DFT is computationally very demanding; 
its complexity being O(N2). If N is chosen a power of 2, several algorithms exist to partition 
the data and speed up the process significantly. These algorithms are generally referred to as 
Fast Fourier Transforms; a review of FFT algorithms is provided in [169]. An FFT algorithm 
will typically compute an N-point DFT with O(N·log2N) complexity. Simulations in this thesis 
and the papers use the Cooley-Tukey FFT algorithm12 with N=216 unless otherwise noted. 
A finite DFT spectrum can have incongruities compared to the real DTFT spectrum of a 
desired function. If the input signal is a function xin[n] defined in n∈〈-∞,∞〉, picking a limited 
sample set of length N to obtain (163) can be rewritten as: 
 
[ ] [ ] [ ] [ ] 1 , 0 1  , 
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12 Cooley-Tukey is the algorithm used by the default FFT function in Matlab 
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The input function is multiplied with a rectangular window w of length N, meaning that 
there is spectral convolution: 
 
( ) ( ) ( ) ( ) ( 1)2
sin
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sin
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N
in
N
X X W W e
ω
ω
ω ω ω ω ω
−−
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i
 .  (165) 
 
The Fourier transform of w is the aliased sinc-function or Dirichlet-kernel. Imagine the 
input function is a sinusoid xin[n]=sin(ωxn): Then its spectrum is zero everywhere but ωx. But 
because the truncated function x[n] is spectrally convolved with the Dirichlet-kernel it will 
have frequency domain smearing and ringing. When N equidistant samples are taken for the 
DFT it will have non-zero energy also for other samples than the one closest to ωx. This is 
referred to as spectral leakage. In fig.81 the result of leakage is illustrated for an example 
DFT with N=64. 
 
 
Figure 81: Illustration of DFT spectral leakage 
 
Leakage is less severe with large N, but high resolution SNR simulations are ruined by 
leakage even if the DFT is extremely long. Because of this windowing of the DFT sample set 
is absolutely necessary. Windowing means to replace the rectangular window defined by 
picking a sample set of a function with a different window function. A smoother window 
function will give less ringing by reducing the abrupt end points of the rectangular window. 
That frequency-domain ringing is complementary to time-domain discontinuities is known 
from the description of the Gibbs effect [170]. Most simulations in this thesis use the hann-
window [171], defined as: 
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When the signal is multiplied with the hann-window before doing the DFT, the result for a 
sinusoid looks like shown in fig.82. As seen the ringing is greatly suppressed and a DFT of 
reasonable length can now be used for very high resolution simulations. A drawback with 
windowing is that although side lobes are better attenuated, the main lobe becomes wider. 
This implies decreased spectral resolution; if there are two distinct tones close in frequency 
their main lobes from convolution with the window may smear together and it then appears as 
only one tone in the DFT. Spectral resolution vs. side lobe attenuation is an active trade-off to 
make when choosing the windowing function. A comparison of the most common windowing 
functions is found in [172]. 
 
 
Figure 82: Spectrum of sine multiplied with rectangular (top) and hann (bottom) window 
 
An alternative technique to avoid leakage often used for single-tone simulations is so-called 
coherent sampling [173]. The point with coherent sampling is to set the frequency of an input 
sinusoid such that the DFT samples correspond exactly to zeros in the convoluted spectrum’s 
side lobes (and the centre of the main lobe). This can be ensured by using an input sinusoid 
xin[n]=sin(ωxn) with a frequency that fulfils: 
 
2
x x s
K Kf f
N N
πω = → = ⋅  .       (167) 
 
K is the integer giving fx closest to the originally intended input frequency. In this case the 
time-domain sinusoid has exactly an integer number of cycles and end-point discontinuities 
are not present. The DFT result is shown in fig.83; it is apparent how Xin(k) now will not have 
any leakage. The result can be confirmed theoretically by correlating the input signal with the 
DFT basis functions. 
It has also been suggested that K should be prime to ensure irreducibility [174]. Then the 
number of different levels that are excited is maximized, reducing the risk of “hidden” INL 
errors. This special case of coherent sampling is known as prime sampling. 
  Appendix 1 – Frequency Analysis 
 
90 
 
Figure 83: Convoluted spectrum and DFT samples with coherent sampling 
 
A delta-sigma modulator complicates matters somewhat because spectral leakage might 
impair the results even when coherent sampling is used. The output from a DSM consists of 
two components, the signal component x and the quantization noise component edsm. Now 
even if fx is chosen coherent and x has no spectral leakage to other DFT bins, the quantization 
noise edsm might leak into the signal band. Since the noise is very strongly shaped, especially 
in high order modulators, leakage from the powerful out-of-band noise may significantly 
affect the very low in-band noise. This is illustrated in fig.84. 
 
 
Figure 84: Illustration of signal leakage and noise leakage impairing DSM DFT 
 
In the time-domain noise leakage can be intuitively understood since even though a 
sinewave has exactly an integer number of cycles within the length of the DFT, the 
quantization error superimposed on it may lead to end point discontinuities. For a high order 
DSM the quantization error is a shaped noise signal whose time sequence is not possible to 
derive, and it can’t be known how noise leaks in-band. It is therefore strongly recommended 
to use both coherent sampling and windowing when doing spectral analysis of a DSM. How 
this improves DFT resolution by reducing noise leakage is seen in fig.84. Simulations in this 
thesis use prime sampling and hann windowing. These considerations are treated in more 
detail in a paper written by the author after initial completion of the Ph.D. studies [175].  
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Paper I: 
 
 
I. Løkken, A. Vinje, T. Sæther, ”Noise Power Modulation in Dithered and Undithered High-
Order Sigma-Delta Modulators”, J. Audio Eng. Soc., vol.54, no.9, pp.841-854 (2006 Sept.). 
 
© 2006 AES. Reprinted, with permission, from the Journal of the Audio Engineering Society 
(ISSN 1549-4950) 
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I. Løkken, A. Vinje, T. Sæther, B. Hernes: "Quantizer Nonoverload Criteria in Sigma-Delta 
Modulators", IEEE Trans. Circuits and Systems Part II: Express Briefs, vol.53, no.12, 
pp. 1383-1387, (2006 Dec.) 
 
© 2006 IEEE. Reprinted, with permission, from IEEE Transactions on Circuits and Systems 
Part II: Express Briefs (ISSN 1549-7747) 
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